Ca HW3
Ca HW3
1 a:
Relative Access of 2 way access time (ns) with Direct Mapped access time (ns):
Relative Access of 2 way access time (ns) with Direct Mapped access time (ns):
5.1 b
Relative The 4 way cache access time (ns) for 64KB with the 4 way Access time (ns) for 16KB:
Relative The 4 way cache access time (ns) for 32KB with the 4 way Access time (ns) for 16KB:
5.1C
5.2 a:
The 2 way cache access time (ns) for 64 KB = 0.00367 X 20+ (1- 0.0036625) = 1.06958
AMAT of way predicted = 0. 00367 X 20 + (0.8 X 1 + (1-0.8) X 2) X (1-0. 00367) = 1.268855 cycles.
5.2 b:
1.22184640996 / 0.73501102768
5.2 C:
Without Way:
AMAT of way predicted = 0. 0036625 X 20 + (0.8 X 1 + (1-0.8) X 2) X (1-0. 0036625) = 1.269 cycles.
With Way:
AMAT of way predicted = 0. 0036625 X 20 + (0.8 X 1 + (1-0.8) X 15) X (1-0. 0036625) = 3.859 cycles.
5.2 d
Relative Access Time = Serial access Time (ns)/ Parallel access Time (ns)
Relative Energy = Serial access Time (ns)/ Parallel access Time (ns)
5.4:
Critical Word First: The miss service would require 120 cycles
5.6 A:
5. 6 C:
Blocked computing would be fast when we are doing GPU computing (Using tiles in CUDA). But, in this
scenario it would be the same.