rr420203 Vlsi Design
rr420203 Vlsi Design
rr420203 Vlsi Design
1
IV B.Tech II Semester Supplimentary Examinations, May 2008
EMBEDDED SYSTEMS
( Common to Electrical & Electronic Engineering and Electronics &
Communication Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆
1. List a pair of design metrics that may compete with one another, providing an
intuitive explanation of the reason behind the competition. [16]
4. Explain the need of special architecture for pipelining and parallelism. [16]
7. Explain the parallel evolution of compilation and synthesis with the co-design lad-
der. [16]
⋆⋆⋆⋆⋆
1 of 1
Code No: RR420204 Set No. 2
IV B.Tech II Semester Supplimentary Examinations, May 2008
EMBEDDED SYSTEMS
( Common to Electrical & Electronic Engineering and Electronics &
Communication Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆
1. List a pair of design metrics that may compete with one another, providing an
intuitive explanation of the reason behind the competition. [16]
2. Design a 3-bit counter that counts the following sequence: 1,2,4,5,7,1,2,?.. start
from a state diagram, draw the state table, minimize the logic, and draw the final
circuit. [16]
7. Give overview of the various levels of synthesis with Gazki Y-chart. [16]
⋆⋆⋆⋆⋆
1 of 1
Code No: RR420204 Set No. 3
IV B.Tech II Semester Supplimentary Examinations, May 2008
EMBEDDED SYSTEMS
( Common to Electrical & Electronic Engineering and Electronics &
Communication Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆
5. Explain the state chart language with elevator controller example. [16]
7. Explain the parallel evolution of compilation and synthesis with the co-design lad-
der. [16]
8. (a) Explain the three types of cores such as hard, soft and firm cores.
(b) Show the correspondence of the three types of cores with Gazki’s Y-chart.
[8+8]
⋆⋆⋆⋆⋆
1 of 1
Code No: RR420204 Set No. 4
IV B.Tech II Semester Supplimentary Examinations, May 2008
EMBEDDED SYSTEMS
( Common to Electrical & Electronic Engineering and Electronics &
Communication Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆
2. (a) Build a 2-input AND gate using a minimum number of CMOS transistors.
Explain with truth table.
(b) Build a 2-input OR gate using a minimum number of CMOS transistors.
Explain with truth table. [8+8]
⋆⋆⋆⋆⋆
1 of 1