Scribd
Upload
87 views

ETEC102 Assignment / Quiz 4 4-Bit Parallel Adder

This document describes an assignment for a course on designing a 4-bit parallel adder. It is due on December 3rd, 2010 and is worth 10 points. To receive full marks, students must submit: the truth tables and logic diagrams for a full adder and 4-bit adder; VHDL code describing the adders; test cases adding 4-bit numbers; and simulation waveforms demonstrating the tests. Optionally, students can implement the design on an Altera board for a bonus.

Uploaded by

Worlds12
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
87 views

ETEC102 Assignment / Quiz 4 4-Bit Parallel Adder

This document describes an assignment for a course on designing a 4-bit parallel adder. It is due on December 3rd, 2010 and is worth 10 points. To receive full marks, students must submit: the truth tables and logic diagrams for a full adder and 4-bit adder; VHDL code describing the adders; test cases adding 4-bit numbers; and simulation waveforms demonstrating the tests. Optionally, students can implement the design on an Altera board for a bonus.

Uploaded by

Worlds12
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

ETEC102 Assignment / Quiz 4

4-bit parallel adder

Total points: 10
Due date: December 3rd, 2010

Design a 4-bit parallel adder using the full-adder concept learned in class. To
get full mark, you will need to submit the following deliverables to
demonstrate that you understand arithmetic operation, logic design,
simulation, hardware, and VHDL.

• Truth table of full adder and 4-bit adder


• Schematic / block diagram of the full adder and 4-bit adder logic blocks
• VHDL that describes both the full adder and 4-bit adder
• At least 4-5 test cases to add two 4-bit binary numbers
• Simulation waveforms that demonstrate the above test cases. The
waveforms can be generated by Quartus 2 software or from other
simulator that you are familiar with
• If you choose to test your design in hardware (it’s a preferred choice!),
you can use the Altera board available in the lab and demonstrate the
addition operation to your instructor during open lab hours on Thursdays
from 12:30-2:20.

Bonus (2 points)
Modify the 4-bit adder to subtract two 4-bit binary numbers.

You might also like