Scribd
Upload
37 views2 pages

Of, MR, MW

The document describes the timing states T1, T2, T3, T4, T5, and T6 of the Intel 8085 microprocessor during opcode fetch (OF), memory read (MR), and memory write (MW) operations. During OF, the address is output on the address bus, data is input from memory, and the opcode is stored in the instruction register. MR similarly outputs the address and inputs data from memory. MW outputs the address and data to memory. Additional wait states can be inserted if the ready signal is low.

Uploaded by

Sandy Rose
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
37 views2 pages

Of, MR, MW

The document describes the timing states T1, T2, T3, T4, T5, and T6 of the Intel 8085 microprocessor during opcode fetch (OF), memory read (MR), and memory write (MW) operations. During OF, the address is output on the address bus, data is input from memory, and the opcode is stored in the instruction register. MR similarly outputs the address and inputs data from memory. MW outputs the address and data to memory. Additional wait states can be inserted if the ready signal is low.

Uploaded by

Sandy Rose
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 2

T states of 8085

Opcode fetch (OF):


• T1
◦ External: IO/M=0, S0=1, S1=1. Address on AD0-AD7
(upto T1) and A8-A15 (upto T3). ALE is high.
◦ Internal: Reset-in sampled. HALT f/f sampled.
• T2:
◦ External: AD0-AD7 disappears. RD is low. Memory device
puts data on data bus AD0-7.
◦ Internal: PC incremented. Ready i/p is sampled at T2
rising edge (wait state added if low). HOLD sampled,
HLDA f/f set if HOLD is high and OF is completed.
• Wait state (optional):
◦ External: T2 levels of addr, data, and control lines
maintained. No external ops.
◦ Internal: Samples Ready i/p at wait-state's rising edge. If
low, adds another wait state.
• T3:
◦ External: Data (opcode; this is OF) is transferred to
instruction register. RD made high.
◦ Internal: Takes opcode from data bus into instruction
register and gives to decoder.
• T4:
◦ External: None
◦ Internal: Opcode decoded. Finds out whether to do T5 and
T6, and number of bytes of instruction. During T4 of
4T, HLDA f/f is sampled (if set, T4 is completed, buses
floated, HLDA high, HOLD state entered). During T4 of
6T, HOLD is sampled and HLDA f/f is set if necessary.
• T5 and T6: Used only for CALL, CALL conditional, DCX, INX,
PCHL, PUSH, SPHL, and RET conditional.
◦ External: None
◦ Internal: Performs condition check, stack/register
operations. Samples HLDA f/f (if set, goes into hold
mode after T6)
Memory Read (MR)
• T1:
◦ IO/M=0, S0=0, S1=1.
◦ addr->addrbus (ALE high) (In memory read, addr is given
by instruction. In operand fetch, addr is given by PC)
◦ HALT f/f sampled
◦ Other ops same as OF-1
• T2:
◦ RD made low. AD0-AD7 removed.
◦ Other ops same as OF-2
• Wait state: Same as OF-WS
• T3:
◦ data: memory->8085->internal data bus
◦ RD high
◦ If fetching operand, PC is incremented
◦ Same as OF-3 except data is not put in instruction
register, and HLDA f/f is sampled.
Memory Write (MW)
• T1:
◦ IO/M=0, S0=1, S1=0.
◦ addr->addrbus (ALE high)
◦ Other ops same as MR-1
• T2:
◦ Ext: WR made low. AD0-AD7 removed.
◦ Int: Other ops same as OF-2
• Wait state: Same as OF-WS
• T3:
◦ data: 8085->memory location
◦ WR high
◦ Similar to OF-3

You might also like