Scribd
Upload
18 views

Modelsim Quick Tutorial

This document provides a summary of basic steps for simulation using ModelSim, including commands to: 1) Create a work library, compile HDL source code, and load/simulate the design unit. 2) Open ModelSim windows, add signals to the Wave window, and force/repeat a clock signal. 3) Run the design for a specified time and quit ModelSim. 4) Refer to the ModelSim SE Tutorial for more exercises and lessons on simulation.

Uploaded by

jonjon85
Copyright
© Attribution Non-Commercial (BY-NC)
Available Formats
Download as PDF, TXT or read online on Scribd
18 views

Modelsim Quick Tutorial

This document provides a summary of basic steps for simulation using ModelSim, including commands to: 1) Create a work library, compile HDL source code, and load/simulate the design unit. 2) Open ModelSim windows, add signals to the Wave window, and force/repeat a clock signal. 3) Run the design for a specified time and quit ModelSim. 4) Refer to the ModelSim SE Tutorial for more exercises and lessons on simulation.

Uploaded by

jonjon85
Copyright
© Attribution Non-Commercial (BY-NC)
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

How to protect your investment

A quick ModelSim tutorial


Here are the basic steps to simulation. These commands work within ModelSim at
the ModelSim prompt, or on your operating system command line. You must be in
the modeltech/examples directory to run the examples. (Go to "Licensing and
installation" (p7) if ModelSim is NOT ready to run.)

Command Description
vlib work creates a work library for holding your
compiled designs
vcom counter.vhd compiles the HDL source code, use vcom for
or VHDL or vlog for Verilog
vlog counter.v tcounter.v
vsim counter loads and simulates the design unit, use
or counter for VHDL or test_counter for
vsim test_counter Verilog

Use these commands at the VSIM prompt within ModelSim:

view * opens all ModelSim windows


add wave * adds all signals in the design to the Wave
window
force clk 1 50, 0 100 -repeat forces the clock (VHDL design only) to
100 value 1 after 50 ns after the current time,
(this command must be then to 0 at 100 ns after the current time
invoked on one line) and repeats every 100 ns
run 1000 runs the design for 1000 ns
quit exits ModelSim (use quit -f to exit
ModelSim without confirmation)

For more simulation exercises and lessons, consult the ModelSim SE Tutorial.

Start Here for ModelSim SE, Software Version 5.5 37

You might also like