This document contains the VHDL code for a 3-input to 8-output decoder. The entity declares a 3-bit input port "a" and an 8-bit output port "y". The architecture uses a series of if/else statements to assign a unique 1-bit high output to "y" depending on the value on the 3-bit input "a".
This document contains the VHDL code for a 3-input to 8-output decoder. The entity declares a 3-bit input port "a" and an 8-bit output port "y". The architecture uses a series of if/else statements to assign a unique 1-bit high output to "y" depending on the value on the 3-bit input "a".