Scribd
Upload
31 views1 page

Decoder Code

This document contains the VHDL code for a 3-input to 8-output decoder. The entity declares a 3-bit input port "a" and an 8-bit output port "y". The architecture uses a series of if/else statements to assign a unique 1-bit high output to "y" depending on the value on the 3-bit input "a".

Uploaded by

Biplab Patra
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
31 views1 page

Decoder Code

This document contains the VHDL code for a 3-input to 8-output decoder. The entity declares a 3-bit input port "a" and an 8-bit output port "y". The architecture uses a series of if/else statements to assign a unique 1-bit high output to "y" depending on the value on the 3-bit input "a".

Uploaded by

Biplab Patra
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

decoder1.

vhd Sun Oct 03 20:03:20 2010


1 ----------------------------------------------------------------------------------
2 -- Company:
3 -- Engineer:
4 --
5 -- Create Date: 19:29:02 10/03/2010
6 -- Design Name:
7 -- Module Name: decoder1 - Behavioral
8 -- Project Name:
9 -- Target Devices:
10 -- Tool versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 ----------------------------------------------------------------------------------
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.STD_LOGIC_ARITH.ALL;
23 use IEEE.STD_LOGIC_UNSIGNED.ALL;
24
25 ---- Uncomment the following library declaration if instantiating
26 ---- any Xilinx primitives in this code.
27 --library UNISIM;
28 --use UNISIM.VComponents.all;
29
30 entity decoder1 is
31 Port ( a : in STD_LOGIC_VECTOR (2 downto 0);
32 y : out STD_LOGIC_VECTOR (7 downto 0));
33 end decoder1;
34
35 architecture Behavioral of decoder1 is
36
37 begin
38 y<="00000001" when a="000" else
39 "00000010" when a="001" else
40 "00000100" when a="010" else
41 "00001000" when a="011" else
42 "00010000" when a="100" else
43 "00100000" when a="101" else
44 "01000000" when a="110" else
45 "10000000" when a="111" ;
46 end Behavioral;
47
48

Page 1

You might also like