0% found this document useful (0 votes)
280 views

Clock Cycle 0 Instruction Status Execution Write Busy Address

This document shows the status of various instructions over 8 clock cycles as they are issued, executed in functional units, and have their results written to registers. It tracks the load, multiply, subtract, divide and add instructions as they progress through reservation stations and write their results to registers. The status includes which instructions are in execution units, which are waiting in reservation stations, and the values being written to registers in each cycle.
Copyright
© Attribution Non-Commercial (BY-NC)
Available Formats
Download as XLSX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
280 views

Clock Cycle 0 Instruction Status Execution Write Busy Address

This document shows the status of various instructions over 8 clock cycles as they are issued, executed in functional units, and have their results written to registers. It tracks the load, multiply, subtract, divide and add instructions as they progress through reservation stations and write their results to registers. The status includes which instructions are in execution units, which are waiting in reservation stations, and the values being written to registers in each cycle.
Copyright
© Attribution Non-Commercial (BY-NC)
Available Formats
Download as XLSX, PDF, TXT or read online on Scribd
You are on page 1/ 7

CLOCK CYCLE 0

Instruction Status Execution Write


Instruction j k Issue Complete Result Busy Address
L.D F2 32+ R1 Load1 No
L.D F6 44+ R2 Load2 No
MUL.D F8 F6 F4 Load3 No
SUB.D F0 F6 F2
DIV.D F10 F8 F2
ADD.D F2 F0 F6

Reservation Stations S1 S2 RS for j RS for k


Time Name Busy Op Vj Vk Qj Qk
0 Add1 No
0 Add2 No
0 Add3 No
0 Mult1 No
0 Mult2 No

Register Result Status


CLOCK F0 F2 F4 F6 F8 F10 F12…
0 FU

CLOCK CYCLE 1
Instruction Status Execution Write
Instruction j k Issue Complete Result Busy Address
L.D F2 32+ R1 1 Load1 Yes 32+R1
L.D F6 44+ R2 Load2 No
MUL.D F8 F6 F4 Load3 No
SUB.D F0 F6 F2
DIV.D F10 F8 F2
ADD.D F2 F0 F6

Reservation Stations S1 S2 RS for j RS for k


Time Name Busy Op Vj Vk Qj Qk
0 Add1 No
0 Add2 No
0 Add3 No
0 Mult1 No
0 Mult2 No

Register Result Status


CLOCK F0 F2 F4 F6 F8 F10 F12…
1 FU Load1
CLOCK CYCLE 2
Instruction Status Execution Write
Instruction j k issue Complete Result Busy Address
L.D F2 32+ R1 1 Load1 Yes 32+R1
L.D F6 44+ R2 2 Load2 Yes 44+R2
MUL.D F8 F6 F4 Load3 No
SUB.D F0 F6 F2
DIV.D F10 F8 F2
ADD.D F2 F0 F6

Reservation Stations S1 S2 RS for j RS for k


Time Name Busy Op Vj Vk Qj Qk
0 Add1 No
0 Add2 No
0 Add3 No
0 Mult1 No
0 Mult2 No

Register Result Status


CLOCK F0 F2 F4 F6 F8 F10 F12…
2 FU Load1 Load2

CLOCK CYCLE 3
Instruction Status Execution Write
Instruction j k issue Complete Result Busy Address
L.D F2 32+ R1 1 3 Load1 Yes 32+R1
L.D F6 44+ R2 2 Load2 Yes 44+R2
MUL.D F8 F6 F4 3 Load3 No
SUB.D F0 F6 F2
DIV.D F10 F8 F2
ADD.D F2 F0 F6

Reservation Stations S1 S2 RS for j RS for k


Time Name Busy Op Vj Vk Qj Qk
0 Add1 No
0 Add2 No
0 Add3 No
0 Mult1 Yes MUL.D R(F4) Load2
0 Mult2 No

Register Result Status


CLOCK F0 F2 F4 F6 F8 F10 F12…
3 FU Load1 Load2 Mult1

CLOCK CYCLE 4
Instruction Status Execution Write
Instruction j k issue Complete Result Busy Address
L.D F2 32+ R1 1 3 4 Load1 No
L.D F6 44+ R2 2 4 Load2 Yes 44+R2
MUL.D F8 F6 F4 3 Load3 No
SUB.D F0 F6 F2 4
DIV.D F10 F8 F2
ADD.D F2 F0 F6

Reservation Stations S1 S2 RS for j RS for k


Time Name Busy Op Vj Vk Qj Qk
0 Add1 Yes SUB.D M(32+R1) Load2
0 Add2 No
0 Add3 No
0 Mult1 Yes MUL.D R(F4) Load2
0 Mult2 No

Register Result Status


CLOCK F0 F2 F4 F6 F8 F10 F12…
4 FU Add1 M(32+R1) Load2 Mult1

CLOCK CYCLE 5
Instruction Status Execution Write
Instruction j k issue Complete Result Busy Address
L.D F2 32+ R1 1 3 4 Load1 No
L.D F6 44+ R2 2 4 5 Load2 No
MUL.D F8 F6 F4 3 Load3 No
SUB.D F0 F6 F2 4
DIV.D F10 F8 F2 5
ADD.D F2 F0 F6

Reservation Stations S1 S2 RS for j RS for k


Time Name Busy Op Vj Vk Qj Qk
2 Add1 Yes SUB.D M(44+R2) M(32+R1)
0 Add2 No
0 Add3 No
10 Mult1 Yes MUL.D M(44+R2) R(F4)
0 Mult2 Yes DIV.D M(32+R1) Mult1
Register Result Status
CLOCK F0 F2 F4 F6 F8 F10 F12…
5 FU Add1 M(32+R1) M(44+R2) Mult1 Mult2

CLOCK CYCLE 6
Instruction Status Execution Write
Instruction j k issue Complete Result Busy Address
L.D F2 32+ R1 1 3 4 Load1 No
L.D F6 44+ R2 2 4 5 Load2 No
MUL.D F8 F6 F4 3 Load3 No
SUB.D F0 F6 F2 4
DIV.D F10 F8 F2 5
ADD.D F2 F0 F6 6

Reservation Stations S1 S2 RS for j RS for k


Time Name Busy Op Vj Vk Qj Qk
1 Add1 Yes SUB.D M(44+R2) M(32+R1)
0 Add2 Yes ADD.D M(44+R2) Add1
0 Add3 No
9 Mult1 Yes MUL.D M(44+R2) R(F4)
0 Mult2 Yes DIV.D M(32+R1) Mult1

Register Result Status


CLOCK F0 F2 F4 F6 F8 F10 F12…
6 FU Add1 Add2 M(44+R2) Mult1 Mult2

CLOCK CYCLE 7
Instruction Status Execution Write
Instruction j k issue Complete Result Busy Address
L.D F2 32+ R1 1 3 4 Load1 No
L.D F6 44+ R2 2 4 5 Load2 No
MUL.D F8 F6 F4 3 Load3 No
SUB.D F0 F6 F2 4 7
DIV.D F10 F8 F2 5
ADD.D F2 F0 F6 6

Reservation Stations S1 S2 RS for j RS for k


Time Name Busy Op Vj Vk Qj Qk
0 Add1 Yes SUB.D M(44+R2) M(32+R1)
0 Add2 Yes ADD.D M(44+R2) Add1
0 Add3 No
8 Mult1 Yes MUL.D M(44+R2) R(F4)
0 Mult2 Yes DIV.D M(32+R1) Mult1

Register Result Status


CLOCK F0 F2 F4 F6 F8 F10 F12…
7 FU Add1 Add2 M(44+R2) Mult1 Mult2

CLOCK CYCLE 8
Instruction Status Execution Write
Instruction j k issue Complete Result Busy Address
L.D F2 32+ R1 1 3 4 Load1 No
L.D F6 44+ R2 2 4 5 Load2 No
MUL.D F8 F6 F4 3 Load3 No
SUB.D F0 F6 F2 4 7 8
DIV.D F10 F8 F2 5
ADD.D F2 F0 F6 6

Reservation Stations S1 S2 RS for j RS for k


Time Name Busy Op Vj Vk Qj Qk
0 Add1 No
2 Add2 Yes ADD.D (M-M) M(44+R2)
0 Add3 No
7 Mult1 Yes MUL.D M(44+R2) R(F4)
0 Mult2 Yes DIV.D M(32+R1) Mult1

Register Result Status


CLOCK F0 F2 F4 F6 F8 F10 F12…
8 FU (M-M) Add2 M(44+R2) Mult1 Mult2

CLOCK CYCLE 9
Instruction Status Execution Write
Instruction j k issue Complete Result Busy Address
L.D F2 32+ R1 1 3 4 Load1 No
L.D F6 44+ R2 2 4 5 Load2 No
MUL.D F8 F6 F4 3 Load3 No
SUB.D F0 F6 F2 4 7 8
DIV.D F10 F8 F2 5
ADD.D F2 F0 F6 6

Reservation Stations S1 S2 RS for j RS for k


Time Name Busy Op Vj Vk Qj Qk
0 Add1 No
1 Add2 Yes ADD.D (M-M) M(44+R2)
0 Add3 No
6 Mult1 Yes MUL.D M(44+R2) R(F4)
0 Mult2 Yes DIV.D M(32+R1) Mult1

Register Result Status


CLOCK F0 F2 F4 F6 F8 F10 F12…
9 FU (M-M) Add2 M(44+R2) Mult1 Mult2

CLOCK CYCLE 10
Instruction Status Execution Write
Instruction j k issue Complete Result Busy Address
L.D F2 32+ R1 1 3 4 Load1 No
L.D F6 44+ R2 2 4 5 Load2 No
MUL.D F8 F6 F4 3 Load3 No
SUB.D F0 F6 F2 4 7 8
DIV.D F10 F8 F2 5
ADD.D F2 F0 F6 6 10

Reservation Stations S1 S2 RS for j RS for k


Time Name Busy Op Vj Vk Qj Qk
0 Add1 No
0 Add2 Yes ADD.D (M-M) M(44+R2)
0 Add3 No
5 Mult1 Yes MUL.D M(44+R2) R(F4)
0 Mult2 Yes DIV.D M(32+R1) Mult1

Register Result Status


CLOCK F0 F2 F4 F6 F8 F10 F12…
10 FU (M-M) Add2 M(44+R2) Mult1 Mult2

CLOCK CYCLE 11
Instruction Status Execution Write
Instruction j k issue Complete Result Busy Address
L.D F2 32+ R1 1 3 4 Load1 No
L.D F6 44+ R2 2 4 5 Load2 No
MUL.D F8 F6 F4 3 Load3 No
SUB.D F0 F6 F2 4 7 8
DIV.D F10 F8 F2 5
ADD.D F2 F0 F6 6 10 11

Reservation Stations S1 S2 RS for j RS for k


Time Name Busy Op Vj Vk Qj Qk
0 Add1 No
0 Add2 No
0 Add3 No
4 Mult1 Yes MUL.D M(44+R2) R(F4)
0 Mult2 Yes DIV.D M(32+R1) Mult1

Register Result Status


CLOCK F0 F2 F4 F6 F8 F10 F12…
11 FU (M-M) (M-M+M) M(44+R2) Mult1 Mult2

You might also like