Scribd
Upload
356 views12 pages

ModelSim Tutorial

This document provides a tutorial for using ModelSim software to design FPGA systems using Verilog. It outlines steps for invoking the tool, creating a project file, editing Verilog code for an AND gate and test bench, compiling the code, and simulating it to view output waveforms. The tutorial uses an AND gate example to demonstrate creating a project, adding Verilog files, editing the gate design and test bench code, compiling without errors, starting simulation by selecting the test bench module, and adding signals to view output in the waveform window.

Uploaded by

Ravi Tej Gunisetty
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
356 views12 pages

ModelSim Tutorial

This document provides a tutorial for using ModelSim software to design FPGA systems using Verilog. It outlines steps for invoking the tool, creating a project file, editing Verilog code for an AND gate and test bench, compiling the code, and simulating it to view output waveforms. The tutorial uses an AND gate example to demonstrate creating a project, adding Verilog files, editing the gate design and test bench code, compiling without errors, starting simulation by selecting the test bench module, and adding signals to view output in the waveform window.

Uploaded by

Ravi Tej Gunisetty
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 12

ModelSim Altera 6.

5d

TOOL MANUAL

Compiled By

Dr.K.Sivasankaran,
Associate Professor,
School of Electronics Engineering,
VIT University
Vellore-632014

FPGA BASED SYSTEM DESIGN

ModelSim Tutorial
This is a brief tutorial on how to run the ModelSim VerilogHDL editor and the ModelSim
waveform generator.

Step:1 Invoking the Tool


Go to start up and choose ModelSim Altera 6.5d (Quartus II 9.1) Starter Edition.
The following window will be opened.

Modelsim

Tool Manual

FPGA BASED SYSTEM DESIGN

Step: 2 Creating a Project and VerilogHDL Design


File
Click on "File" -> New and then " Project"

Create a folder in the "Project Location: part as shown below

Modelsim

Tool Manual

FPGA BASED SYSTEM DESIGN

Then enter a project name and Click OK

The new pop-window will open as shown below and click Yes to create new project directory.

Select Create a New File from the pop-up menu.


Modelsim

Tool Manual

FPGA BASED SYSTEM DESIGN

In the following pop-up window type the filename andgate and choose the Add file as type
Verilog

Type the file name for example andgate and select the file type as VerilogHDL. This will
create a file name andgate.v which is visible in the work space window as shown below. Now by
right click on project work space choose Add to project -> NewFile

Modelsim

Tool Manual

FPGA BASED SYSTEM DESIGN

Now a pop-up window as shown below will appear


In the following pop-up window type the filename and_tst and choose the Add file as type
Verilog

This will create a file name and_tst.v which is visible in the work space window as shown below.
Modelsim

Tool Manual

FPGA BASED SYSTEM DESIGN

Step:3 Editing VerilogHDL


Now, double click on the link andgate.v in the work space window to invoke the VerilogHDL
editor that you can type in your program. Enter in the VerilogHDL code for and gate.

Modelsim

Tool Manual

FPGA BASED SYSTEM DESIGN

Now, double click on the link and_tst.v in the work space window to invoke the VerilogHDL
editor that you can type in your program. . Enter in the VerilogHDL code for and gate using
test bench.

Modelsim

Tool Manual

FPGA BASED SYSTEM DESIGN

After editing the code, save the file (Ctrl+S)

Step: 4 Compilation
Click on Compile in the Tool bar and select Compile All. The message appearing should say
# Compile of andgate.v was successful.
# Compile of and_tst.v was successful.
# 2 compiles, 0 failed with no errors.

Step:5 Simulation
To start the simulation click on the Simulation menu from the Tool bar and select Start
Simulation. You will get the following pop-up window, choose the module name of your test
bench code under the work library, in this case and_tst and click OK.

Modelsim

Tool Manual

10

FPGA BASED SYSTEM DESIGN

The next window should appear

The Objects window will display the signals available from this signals can be added to the
waveform
Modelsim

Tool Manual

11

FPGA BASED SYSTEM DESIGN

To add a signal, select the signal, right click on the signal "Add-> To Wave" then " Signals in
Design"

Modelsim

Tool Manual

12

FPGA BASED SYSTEM DESIGN

The Wave window will be where your data will output to

Step 6: Analyzing Output


By clicking the Run icon
output as shown below

Modelsim

(next to 100ps refer fig. below) continuously we can visualize the

Tool Manual

You might also like