Scribd
Upload
29 views

Microprocessor and Microcontroller

This document contains a 50 mark exam on microprocessors and microcontrollers divided into multiple parts. Part A contains 1 mark multiple choice questions about CPU states, memory addressing, interrupts and segment registers. Part B contains 2 mark questions about drawing the 8086 configuration, flag values after arithmetic operations, and physical address calculation. Part C contains 5 mark questions explaining the functions of various 8086 pins, pipelining, the flag register bit pattern, and 8086 register organization. Part D contains 10 mark questions explaining the 8086 internal architecture and its minimum and maximum mode pin configurations with a diagram.

Uploaded by

ammu
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
29 views

Microprocessor and Microcontroller

This document contains a 50 mark exam on microprocessors and microcontrollers divided into multiple parts. Part A contains 1 mark multiple choice questions about CPU states, memory addressing, interrupts and segment registers. Part B contains 2 mark questions about drawing the 8086 configuration, flag values after arithmetic operations, and physical address calculation. Part C contains 5 mark questions explaining the functions of various 8086 pins, pipelining, the flag register bit pattern, and 8086 register organization. Part D contains 10 mark questions explaining the 8086 internal architecture and its minimum and maximum mode pin configurations with a diagram.

Uploaded by

ammu
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 1

MICROPROCESSOR AND MICROCONTROLLER

Time : 2 hrs

Maximum Marks : 50
PART A(1 Mark each)

1. In which T-state does the CPU sends the address to memory or I/O
(A) T1. (B) T2. (C) T3. (D) T4.
2. The no. of address lines required to address a memory of size 32 K is
(A) 15 lines (B) 16 lines (C) 18 lines (D) 14 lines
3. NMI input is
(A) Edge sensitive (B) Level sensitive
(C) Both edge and level triggered (D) edge triggered and level sensitive
4. The value of status line s4 is 1 and s3 is 0. This implies it is accessing which segment?
(A) CS (B)ES (C) DS (D) SS
PART B (2 Mark each)
5. Draw the minimum mode configuration of 8086 processor.
6. The result of an arithmetic operation is -3. What will the values of following flags
(a) SF (b) PF (c) ZF
7. How physical address is calculated in 8086?
PART C (5Mark each)
8. Explain the function of following pins
(a) NMI (b) MN/MX (c) BHE (d) DT/R (e) QS0-QS1
9. Explain Pipelining in 8086
10. Explain bit pattern of Flag register and significance of each bit
11. Write a short note on register organization of 8086
PART D (10 Mark)
12. Explain the internal architecture of 8086
13. With a neat diagram explain the minimum and maximum mode pin configuration of
8086

You might also like