Scribd
Upload
52 views12 pages

Circuit Design Using VHDL

The document discusses circuit design using VHDL. It covers the tools required for VHDL, number representation in VHDL including integers, binary, unsigned and signed values. It also describes the fundamental VHDL units including library declarations, entity, architecture, and provides examples of a comparator and adder circuit defined using VHDL.

Uploaded by

Khaled Omar
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
52 views12 pages

Circuit Design Using VHDL

The document discusses circuit design using VHDL. It covers the tools required for VHDL, number representation in VHDL including integers, binary, unsigned and signed values. It also describes the fundamental VHDL units including library declarations, entity, architecture, and provides examples of a comparator and adder circuit defined using VHDL.

Uploaded by

Khaled Omar
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 12

Circuit design

using VHDL

8/28/2015

Tools required

Footer Text

8/28/2015

Number representation
in VHDL
Integers

Binary
Values

Unsigned
Values

Signed
Values

Footer Text

8/28/2015

Fundamental VHDL Units


Library
declarations,
LIBRARY ieee;
USE
ieee.std_logic_1164.all;

ENTITY

ARCHITECTURE.

ENTITY comp_add IS
PORT (a, b: IN INTEGER
RANGE 0 TO 7;
comp: OUT STD_LOGIC;
sum: OUT INTEGER RANGE 0
TO 15);
END ENTITY;

ARCHITECTURE circuit OF
comp_add IS
BEGIN
comp <= '1' WHEN a>b
ELSE '0';
sum <= a + b;
END ARCHITECTURE;

Footer Text

Truth tables

Implement

operators.

the 4x1 using only logical

Half adder

Full adder
S

= a xor b xor cin


Cout = (a AND b) OR (a AND cin) OR (b AND cin)

Excrcies1

Excrcies2

You might also like