Scribd
Upload
42 views1 page

Lab Reports: MIPS Assembly Language

This document summarizes computer organization and architecture labs completed by two students. It lists five MIPS assembly language labs covering tasks like input/output, arithmetic operations, bit manipulation, and string processing. It also lists four Verilog HDL labs implementing digital logic components like multiplexers, adders, comparators, and flip flops.

Uploaded by

FatiLily
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
42 views1 page

Lab Reports: MIPS Assembly Language

This document summarizes computer organization and architecture labs completed by two students. It lists five MIPS assembly language labs covering tasks like input/output, arithmetic operations, bit manipulation, and string processing. It also lists four Verilog HDL labs implementing digital logic components like multiplexers, adders, comparators, and flip flops.

Uploaded by

FatiLily
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 1

Computer Organization & Architecture Lab

Lab Reports
Muhammad Jaleed Khan (11PWCSE0937)
Abdul Latif

(11PWCSE0933)

MIPS Assembly Language


Lab 1
Lab 2

Lab 3

Lab 4

Lab 5

1. Taking two numbers as input and finding their sum.


2. Displaying string with I/O.
1. Compare two numbers
2. Read two numbers A, B. Display multiples of A upto A*B
3. Multiply two numbers using repeated addition
4. Divide two numbers using repeated subtraction
1. Use MULT and DIV to access lower and higher bits
2. Use of sll and srl
3. Take a number x as input. Implement 18(x) without using
multiplication.
1. Task program to find the fifth bit of any number, and invert
it
2. Check whether a number is palindrome or not
3. Find size of a string
1. Find size of an array
2. Convert lower case string into uppercase
3. Reduction operator

Verilog HDL
Lab 6
Lab 7
Lab 8
Lab 9

1. Implementation of
2. Implementation of
1. Implementation of
2. Implementation of
3. Implementation of
1. Implementation of
2. Implementation of
1. Implementation of
2. Implementation of

2x1 MUX
4x1 MUX using two 2x1 MUXes
1-bit Adder
4-bit Adder using 1-bit Adders
Hexadecimal to BCD converter
4-bit comparator
8-bit ring counter
JK Flip Flop
D Flip Flop

You might also like