DD 1
DD 1
ELECTRONICS
Introduction
DIGITAL DESIGN
Combinational Logic
o/p levels at any instant of time depends only on
the i/p levels at that instant
Sequential Logic
o/p levels depends only the i/p & previous o/p
Intro of memory element Time has been
introduced
logic
operations
performed
sequentially- info stored in memory location and
released at particular pt of time
Synchronous
Asynchronous
DD-1
DIGITAL DESIGN
CPU & Memory
Data Path Design
Digital IC Design
TTL, CMOS
DD-1
DIGITAL DESIGN
Design Using..
SSI
MSI
LSI
DD-1
DIGITAL DESIGN
Component
Duration SCHEME
Maximum
Date
EVALUATION
Marks
Test I
Test II
Comprehensive Examination
Practicals: H/w Lab
Evaluation
Practicals: S/w Lab
Evaluation
Project
H/w Lab Comprehensive
S/w Lab Comprehensive
Theory
60 Min
60 Min
3 Hrs
Lab
_____
Remarks
40
40
100
18/9/2013
28/10/2013
2/12/2013
CB
OB
CB/OB
40
Regularly
20
Regularly
OB
25
30
15
To be announced
18/11-29/11
To be announced
OB
OB
DD-1
DIGITAL LAB
Two Parts
Hardware
Normal Lab Timing
Evaluation - 8 sessions
Software
Saturday afternoon 2-6:30
Evaluation 2 sessions
DD-1
PROJECT
Project Topic Assigned
Batch of 4 students
Demo of project & Viva last week of class work
DD-1
DISCRETE
ELEMENTS
Binary - 0 or 1
DD-1
DIGITAL SYSTEMS
0001 0001
Analog
Discrete
Digital
DD-1
DIGITAL SYSTEMS
Advantages
Disadvantages
Easy to Design
Storage Easy
Real world is still analog
Programmability
Less prone to noise
DD-1
10
GATES
Basic &
Derived
DD-1
11
BINARY LOGIC
FUNCTIONS
AND
X . Y
Both 1
1
10
1 0
Truth Table
X
1
DD-1
12
BINARY LOGIC
FUNCTIONS
OR
X + Y
0
Either or Both
10
10
Truth Table
X
1
DD-1
13
BINARY LOGIC
FUNCTIONS
Invert
X
X
literal
10
01
Truth Table
X
DD-1
14
BINARY LOGIC
FUNCTIONS
XOR
X Y
Either
X Y
XY+XY
1
10
01
Truth Table
X
0
DD-1
15
N-VARIABLE
AND
S = W.X.Y.Z
OR
S = W+X+Y+Z
XOR
S = X Y Z
DD-1
16
PROBLEM 1
A 4-bit digital counter has the count of number of
people in a room. If the number of people in the room
goes beyond nine then an auxiliary AC vent should
be opened. The auxiliary AC vent turns on using a relay
to which you have to give a logic 1 for open and zero
for close.
DD-1
17
DERIVED
NAND
S = (X . Y)
S = (X.Y)
NOR
S = (X+Y)
S = (X+Y)
XNOR
S = (XY)
S = (X Y)
DD-1
18