Scribd
Upload
73 views1 page

B.E. (3 Sem) Put Examination Dec-2015 Max./Min. Ma R ks:70/22 Time: 2:30 Hrs

This document contains the exam questions for the Computer Science and Organization subject for the 3rd semester B.E. students of IES College of Technology in Bhopal, India. The exam covers four units: 1) Computer Organization, 2) Control Unit Design, 3) I/O Organization, and 4) Memory Organization. For each unit, there are four main questions and one optional question. The document provides the question, citing the source (RGPV) and year, and number of marks for each question. It aims to test students' understanding of the key concepts in computer organization across different areas.

Uploaded by

jeetendrasidhi
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
73 views1 page

B.E. (3 Sem) Put Examination Dec-2015 Max./Min. Ma R ks:70/22 Time: 2:30 Hrs

This document contains the exam questions for the Computer Science and Organization subject for the 3rd semester B.E. students of IES College of Technology in Bhopal, India. The exam covers four units: 1) Computer Organization, 2) Control Unit Design, 3) I/O Organization, and 4) Memory Organization. For each unit, there are four main questions and one optional question. The document provides the question, citing the source (RGPV) and year, and number of marks for each question. It aims to test students' understanding of the key concepts in computer organization across different areas.

Uploaded by

jeetendrasidhi
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 1

IES COLLEGE OF TECHNOLOGY, BHOPAL

B.E. (3th SEM) PUT EXAMINATION DEC-2015


Branch: EC
Max./Min. Marks:70/22

Subject: CSO (EC-302)


Time: 2:30 Hrs
Unit - I

1
2
3
4

1
2
3
4

1
2
3
4

1
2
3
4

1
2
3
4

Explain the data transfer between register and memory.(RGPV Dec 2014)
Differentiate the program counter and accumulator.(RGPV May 2006)
Draw the Von Newman Architecture and write its components.(RGPV May 2009)
What are the different addressing modes? Explain each with example.(RGPV May 2009)
OR
What is instruction cycle? Explain different phases of instruction cycle and show flow chart for
instruction cycle. (RGPV Dec 2014)
Unit - II
What is meant by Hardwired control? .(RGPV Dec 2014)
Explain 2s complement method of subtraction of any two binary numbers. .(RGPV Dec 2014)
Compare horizontal and vertical Microprogramming control unit design. (RGPV June 2013)
A 16bit microinstruction supports 16 conditions and stored in 128 word control memory. What will be
the number of control signals generated in horizontal and vertical microprogramming?
OR
Explain the difference between Hardwired and Micro programmed control unit design.
Unit - III
What do you mean by programmed I/O? (RGPV Dec 2014)
Explain the drawbacks in programmed I/O and Interrupt driven I/O? (RGPV Dec 2014)
Draw and explain typical block diagram of DMA? (RGPV June 2013)
How is interrupt I/O better than programmed I/O?
OR
What is an assembly language programming? Write any one program in assembly and explain it?
Unit - IV
What is the difference between RAM and ROM? (RGPV May 2009)
How many memory chips of 256 X 16 are needed to provide a memory capacity of 4096 X 16.(RGPV
Dec 2006)
What are the various mapping methods used with cache memory? Explain any one method in detail.
(RGPV May 2007)
The following page reference changes occur during a given time interval:
42012640102357
Assume that main memory consists of four frames. Determine the number
of page faults using the FIFO page replacement algorithm.(RGPV May 2009)
Unit - IV
Define the instruction pipelining.(RGPV Dec 2005)
What do you mean by loosely coupled and tightly coupled multiprocessor architecture?
Explain Flynns Classification with diagram. (RGPV May 2004)
What is difference between array processor and vector processor? (RGPV June 2014)
OR
Explain the instruction pipelining hazards with example?

2
2
3
7

2
2
3
7

2
2
3
7

2
2
3

2
2
3
7

You might also like