Scribd
Upload
36 views1 page

9D06101 Digital System Design-2

This document contains exam questions for a Digital System Design course covering topics like ASM charts, state minimization, sequential circuit design using PLA, differences between CPLD and FPGA, Boolean difference method, Kohavi algorithm, D-algorithm, transition count testing, state identification experiments, machine identification experiments, PLA folding, cross point faults in PLAs, testable PLA design, hazards, races, cycles, and flow tables. Students had to answer 5 questions out of 8 questions provided.

Uploaded by

jayaram_le402
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
36 views1 page

9D06101 Digital System Design-2

This document contains exam questions for a Digital System Design course covering topics like ASM charts, state minimization, sequential circuit design using PLA, differences between CPLD and FPGA, Boolean difference method, Kohavi algorithm, D-algorithm, transition count testing, state identification experiments, machine identification experiments, PLA folding, cross point faults in PLAs, testable PLA design, hazards, races, cycles, and flow tables. Students had to answer 5 questions out of 8 questions provided.

Uploaded by

jayaram_le402
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

Code: 9D06101

M.Tech I Semester Supplementary Examinations August 2014

DIGITAL SYSTEM DESIGN


(Common to DSCE, DECS, ECE, VLSIES, ESVLSI, VLSIESD & MNE)
(For 2010, 2011, 2012 & 2013 admitted batches only)

Time: 3 hours

Max. Marks: 60
Answer any FIVE questions
All questions carry equal marks
*****
(a) With an example, explain the use of ASM charts in the design of digital circuits.
(b) Discuss about state reduction and state minimization procedures with appropriate
examples.

(a) With an example discuss about the design of sequential circuit using a PLA.
(b) Bring out the differences between a CPLD and an FPGA.

(a) With an example, explain how the faults are detected using Boolean difference method.
(b) Describe the procedural steps involved in Kohavi algorithm.

(a) Discuss about D algorithm with an appropriate example.


(b) With an example, describe the transition count testing method.

(a) Discuss in detail about state identification experiments.


(b) Explain in detail about machine identification experiments.

(a) Describe the steps involved in PLA folding.


(b) For the PLA P1, the SSR table given below, obtain the maximum folding using SCF
method.
SSRs of PLA P1
Column
SSRs
A
14
B
1, 3
C
3, 4, 5, 9, 12
D
1, 2, 5, 10, 11, 15
E
2, 4, 7, 8, 10, 15, 16
F
1, 2, 15
G
6, 8, 11, 13
H
3, 5, 6, 14, 15
I
7, 10, 12, 13, 16
J
4, 9, 16

(a) Discuss about the cross point faults that occur in PLAs.
(b) With an example discuss about testable PLA design.

Write short notes on the following:


(i) Hazards
(ii) Races
(iii) Cycles
(iv) Flow table
*****

You might also like