Lab Report: Experiment 8 Series-Parallel R, L, C Circuits
Lab Report: Experiment 8 Series-Parallel R, L, C Circuits
CIRCUIT THEORY II
EXPERIMENT 8
Series-Parallel R, L, C Circuits
MERT AALDAY
120403007
EEE202
25.05.2015
DATA TABLES
Circuit 1
XC
XL
R//XL
ZMAGNTUDE
ZT
Theory
-1591,5
628,3
283+450j
1177
-76
Experimental
Deviation
9,2
1056
-53
10,28
30,26
Table 8.1
VLR
VC
IIN
Theory
Magnit
ude
Theor
y
Exp
Mag
Exp
Delay
Exp
4,56
5,44
8,51
133,94
-13,92
-76,05
4,22
5,21
10,23
12us
12us
12us
135
-14,51
-80,45
Deviati
on
Magnit
ude
6,64
2,61
7,06
Deviati
on
0,79
4,07
5,17
Table 8.2
Figure 8.1
Circuit 2
XC
XL
R//XL
ZMAGNTUDE
Theory
-1591.5
628,3
1k+628,319j
0,52
Experimental
2,53
0,84
Deviation
35,71
ZT
-89,9
-76
15,46
Table 8.3
ILR
IC
IIN
Theory
Magnit
ude
Theor
y
Exp
Mag
Exp
Delay
Exp
8,45 mA
6,27 mA
14,72
mA
-32
-90
-89,9
7,44
6,86
14,79
12us
12us
12us
-35
-84
19
Deviati
on
Magnit
ude
12,06
8,16
23,09
Deviati
on
8,57
6,67
121,13
Table 8.4
Figure 8.2
QUESTIONS
XL = 628,3i
VL = VR
10 5,44 = 4,56 V =
Figure 8.2
XC = -1591,5i
XL = 628,3i
mA
3.
Phase angle is increase because of increasing frequency. Because in figure
8.1 if we increase frequency, capacitive reactance will be decreasing. So
phase angle will be increasing.
4.