Scribd Logo
Upload

Welcome to Scribd!

  • 91 views

    EE 21 Sample Problems

    Uploaded by

    Aids Sumalde
    Some sample problems for students of basic electronics - covering DC analysis of transistor networks.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd

    EE 21 Sample Problems

    Uploaded by

    Aids Sumalde
    91 views1 page
    Some sample problems for students of basic electronics - covering DC analysis of transistor networks.

    Original Title

    EE 21 Sample problems

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Some sample problems for students of basic electronics - covering DC analysis of transistor networks.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    91 views1 page

    EE 21 Sample Problems

    Uploaded by

    Aids Sumalde
    Some sample problems for students of basic electronics - covering DC analysis of transistor networks.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    of 1

    University of the Philippines Los Baos

    College of Engineering and Agro-Industrial Technology


    Department of Electrical Engineering
    Tele/Fax: +63 (49) 536-6031
    EE 21 Problem Set
    Transistor DC Biasing
    Instructions: Solve each problem neatly and accurately. State any necessary assumptions (i.e. methods
    used). Use yellow pad. Box final answers. Avoid cheating at all costs. Deadline for submission is on Feb. 6,
    12nn at your instructors pigeon hole @ rm. 305.
    1. (15 points) For the combination network to the right,
    determine VE, ID, VS, VCE and VDS. Take = 100 for the
    BJT, IDSS = 6 mA and Vp = -6V for the FET.
    2. (10 points) An enhancement-type MOSFET connected in
    drain-feedback configuration has the following parameters:
    VGS(Th) = 4 volts, VGS(on) = 7 V, ID(on) = 5mA. The circuit is
    designed with VDD = 22 V, RG = 1M, RD = 1.2k and RS =
    0.51k. Determine IDQ, VGSQ, and VDS.
    3. (10 points) Design a self-bias network using a JFET
    transistor with IDSS = 8mA and VP = -6V to have a Q-point
    at IDQ = 4mA using a supply of 14 V. In addition, set RD =
    3RS.
    4. (10 points) Determine IE, VC, and VCE for the circuit below.
    Figure 1. Combination network.

    5. (10 points) A BJT transistor inverter is used with a switch input Vi either 10 volts (ON) or 0 (OFF) and
    VCC = 10 V. Solve for the required RB and RC to obtain the inversion process if = 250 and ICsat = 10
    mA. Set a saturation base current equal to 1.5 times that of the theoretical base current.

    You might also like