Scribd
Upload
71 views2 pages

Department of Training and Placement, Nit Trichy Campus Placement Committee (CPC) Test

The document contains a timing analysis test with 6 questions covering topics of setup and hold times, identifying setup and hold violations in circuits, determining maximum operating frequencies based on timing constraints, and the purpose of synchronizers. The test has a total of 20 marks and is divided into questions worth between 2-5 marks each, assessing understanding of fundamental concepts in timing analysis and digital circuit design.

Uploaded by

jugunu17
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
71 views2 pages

Department of Training and Placement, Nit Trichy Campus Placement Committee (CPC) Test

The document contains a timing analysis test with 6 questions covering topics of setup and hold times, identifying setup and hold violations in circuits, determining maximum operating frequencies based on timing constraints, and the purpose of synchronizers. The test has a total of 20 marks and is divided into questions worth between 2-5 marks each, assessing understanding of fundamental concepts in timing analysis and digital circuit design.

Uploaded by

jugunu17
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

DEPARTMENT OF TRAINING AND PLACEMENT, NIT TRICHY

CAMPUS PLACEMENT COMMITTEE (CPC) TEST


Subject Timing Analysis
(Prepared by- Satish)

Duration: 40Mins
Total: 20 Marks

Q1. Define Setup and Hold time?

[2]

Q2: In the following Circuit, Find out whether there is any Setup Or Hold Violation?

[5]
Q3: In order to work correctly, what should be the Setup and Hold time at Input A in the
following Circuit. Also find out the maximum operating frequency for this circuit. (Note: Ignore
Wire delay). Where Tsu- Setup time; Thd-Hold Time; Tc2q- Clock-to-Q delay

[5]

Q4: How to solve setup & Hold violations in the design

[2]

Q5: The D Flip_flops below have setup time ts = 18 ns and hold time th = 4 ns..

a.Suppose the clock is delayed by exactly 10 ns. (See the left device in the figure above.) What
are the setup and hold times for this modified flip-flop?
[2]
b. Suppose the data input is delayed by exactly 10 ns. (See the right device in the figure
above.) What are the setup and hold times for this modified flip-flop?

[2]

Q6: What is the work of synchronizer?

[2]

You might also like