This document provides an overview of a course on computer systems hardware and architecture. The course introduces topics such as computer arithmetic, control units, instruction sets, addressing, memory management, caches, and I/O control methods. The course objectives are for students to understand basic memory organization, configure and utilize processor peripherals, and interface a processor to external devices. The course covers topics like instruction formats, ALU design, datapath design, control design, arithmetic operations, pipelining, and memory systems.
Download as ODT, PDF, TXT or read online on Scribd
0 ratings0% found this document useful (0 votes)
74 views
Computer Systems Hardware and Architecture
This document provides an overview of a course on computer systems hardware and architecture. The course introduces topics such as computer arithmetic, control units, instruction sets, addressing, memory management, caches, and I/O control methods. The course objectives are for students to understand basic memory organization, configure and utilize processor peripherals, and interface a processor to external devices. The course covers topics like instruction formats, ALU design, datapath design, control design, arithmetic operations, pipelining, and memory systems.
Download as ODT, PDF, TXT or read online on Scribd
You are on page 1/ 2
Computer Systems Hardware and Architecture
Credits : 3 Contact Hours : 3+2
Course Description: Introducing organization and architecture details of computer systems hardware such as computer arithmetic and ALU, Control Unit and registers, instruction sets, addressing and address decoding, control structures and microprogramming, processor design, memory management, caches, and memory hierarchies, interrupts and I/O control methods. COURSE OBEC!"#ES: On success$u% comp%etion o$ the course& the student shou%d 'e a'%e to: Course Outcomes : Students supposed to 'e a'%e to: () Understand and desi*n 'asic memory or*ani+ation& data and contro% cache su'systems 2) Understand& con,*ure and uti%i+e processor periphera%s& inc%udin* timers& seria% inter$aces& para%%e% memory inter$aces& D-A contro%%ers& interrupt contro%%ers& and ana%o* inter$aces) 3) "nter$ace a processor to e.terna% input/output de0ices) 1) Use a pipe%ined R"SC micro2processor system with data 3ist o$ !opics: () "ntroduction& 'asic computer or*ani+ation 2) "nstruction $ormats& instruction sets and their desi*n 3) A3U desi*n: Adders& su'tracters& %o*ic operations 1) Datapath desi*n 4) Contro% desi*n: Hardwired contro%& micropro*rammed contro% 5) -ore on arithmetic: -u%tip%ication& di0ision& 6oatin* point arithmetic 7) R"SC machines 8) 9ipe%inin* :) -emory systems and error detection and error correction codin* (;) "/O Re$erence Boo<s: Computer Organization and Embedded Systems by Hamacher and at. all Computer Or*ani+ation and Desi*n: !he Hardware/So$tware "nter$ace= 9atterson > Hennessy= 1th= 2;(( Heuring, incent !. and Harry ". #ordan. Computer $ystems %esign and Architecture, &nd 'dition. I$()* +,-.,+/0//+,1