Chapter 2 Boolean Algebra & Logic Gates
Chapter 2 Boolean Algebra & Logic Gates
Princess Sumaya University 4241 Digital Logic Design Computer Engineering Dept.
6 / 28
DeMorgans Theorem
)] ( [ e d c b a
)] ( [ e d c b a
) ) ( ( e d c b a
)) ( ( e d c b a
)) ( ( e d c b a
) ( e d c b a
Princess Sumaya University 4241 Digital Logic Design Computer Engineering Dept.
7 / 28
Boolean Functions
Boolean Expression
Example: F = x + y z
Truth Table
All possible combinations
of input variables
Logic Circuit
x y z F
0 0 0 0
0 0 1 1
0 1 0 0
0 1 1 0
1 0 0 1
1 0 1 1
1 1 0 1
1 1 1 1
x
y
z
F
Princess Sumaya University 4241 Digital Logic Design Computer Engineering Dept.
8 / 28
Algebraic Manipulation
Literal:
A single variable within a term that may be complemented
or not.
Use Boolean Algebra to simplify Boolean functions
to produce simpler circuits
Example: Simplify to a minimum number of literals
F = x + x y ( 3 Literals)
=x + ( x y )
=( x + x ) ( x + y )
= ( 1 ) ( x + y ) = x + y ( 2 Literals)
Distributive law (+ over )
Princess Sumaya University 4241 Digital Logic Design Computer Engineering Dept.
9 / 28
Complement of a Function
DeMorgans Theorm
Duality & Literal Complement
C B A F
C B A F
C B A F
C B A F
C B A F
C B A F
Princess Sumaya University 4241 Digital Logic Design Computer Engineering Dept.
10 / 28
Canonical Forms
Minterm
Product (AND function)
Contains all variables
Evaluates to 1 for a
specific combination
Example
A = 0 A B C
B = 0 (0) (0) (0)
C = 0
1 1 1 = 1
A B C Minterm
0 0 0 0 m
0
1 0 0 1 m
1
2 0 1 0 m
2
3 0 1 1 m
3
4 1 0 0 m
4
5 1 0 1 m
5
6 1 1 0 m
6
7 1 1 1 m
7
C B A
C B A
C B A
C B A
C B A
C B A
C B A
C B A
Princess Sumaya University 4241 Digital Logic Design Computer Engineering Dept.
11 / 28
Canonical Forms
Maxterm
Sum (OR function)
Contains all variables
Evaluates to 0 for a
specific combination
Example
A = 1 A B C
B = 1 (1) + (1) + (1)
C = 1
0 + 0 + 0 = 0
A B C Maxterm
0 0 0 0 M
0
1 0 0 1 M
1
2 0 1 0 M
2
3 0 1 1 M
3
4 1 0 0 M
4
5 1 0 1 M
5
6 1 1 0 M
6
7 1 1 1 M
7
C B A
C B A
C B A
C B A
C B A
C B A
C B A
C B A
Princess Sumaya University 4241 Digital Logic Design Computer Engineering Dept.
12 / 28
Canonical Forms
Truth Table to Boolean Function
A B C F
0 0 0 0
0 0 1 1
0 1 0 0
0 1 1 0
1 0 0 1
1 0 1 1
1 1 0 0
1 1 1 1
C B A F C B A C B A ABC
Princess Sumaya University 4241 Digital Logic Design Computer Engineering Dept.
13 / 28
Standard Forms
Sum of Products (SOP)
ABC C B A C B A C B A F
AC
B B AC
) (
C B
A A C B
) (
B A
B A
C C B A
) 1 (
) (
) ( ) ( ) ( B B AC C C B A A A C B F
AC B A C B F
Princess Sumaya University 4241 Digital Logic Design Computer Engineering Dept.
14 / 28
Standard Forms
Product of Sums (POS)
) ( A A C B
) ( B B C A
) ( C C B A
) ( ) ( ) ( A A C B C C B A B B C A F
C B B A C A F
C AB BC A C B A C B A F
) )( )( ( C B B A C A F
Princess Sumaya University 4241 Digital Logic Design Computer Engineering Dept.
15 / 28
Two - Level Implementations
Sum of Products (SOP)
Product of Sums (POS)
AC B A C B F
) )( )( ( C B B A C A F
B
C
F
B
A
A
C
A
C
F
B
A
B
C
Princess Sumaya University 4241 Digital Logic Design Computer Engineering Dept.
16 / 28
Logic Operators
AND
NAND (Not AND)
x y NAND
0 0 1
0 1 1
1 0 1
1 1 0
x y AND
0 0 0
0 1 0
1 0 0
1 1 1
x
y
x y
x
y
x y
Princess Sumaya University 4241 Digital Logic Design Computer Engineering Dept.
17 / 28
Logic Operators
OR
NOR (Not OR)
x y OR
0 0 0
0 1 1
1 0 1
1 1 1
x y NOR
0 0 1
0 1 0
1 0 0
1 1 0
x
y
x + y
x
y
x + y
Princess Sumaya University 4241 Digital Logic Design Computer Engineering Dept.
18 / 28
Logic Operators
XOR (Exclusive-OR)
XNOR (Exclusive-NOR)
(Equivalence)
x y XOR
0 0 0
0 1 1
1 0 1
1 1 0
x y XNOR
0 0 1
0 1 0
1 0 0
1 1 1
x
y
x y
x y
x y + x y
x
y
x y
x y + x y
Princess Sumaya University 4241 Digital Logic Design Computer Engineering Dept.
19 / 28
Logic Operators
NOT (Inverter)
Buffer
x NOT
0 1
1 0
x Buffer
0 0
1 1
x x
x x
Princess Sumaya University 4241 Digital Logic Design Computer Engineering Dept.
20 / 28
Multiple Input Gates
Princess Sumaya University 4241 Digital Logic Design Computer Engineering Dept.
21 / 28
DeMorgans Theorem on Gates
AND Gate
F = x y F = (x y) F = x + y
OR Gate
F = x + y F = (x + y) F = x y
Change the Shape and bubble all lines