The document discusses the logic blocks of several FPGA families, including the Xilinx XC3000, XC4000, XC5200, Altera FLEX8000, Altera MAX9000, and Xilinx 2000 FPGA. It provides brief descriptions of the components and features of the logic blocks for each family, such as the number of logic cells and their configuration.
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
0 ratings0% found this document useful (0 votes)
317 views26 pages
XC 3000
The document discusses the logic blocks of several FPGA families, including the Xilinx XC3000, XC4000, XC5200, Altera FLEX8000, Altera MAX9000, and Xilinx 2000 FPGA. It provides brief descriptions of the components and features of the logic blocks for each family, such as the number of logic cells and their configuration.
XC 5200 Logic Block XC 5200 logic block CprE 583 Reconfigurable Computing September 6, 2007 Xilinx XC5200 Each CLB consists of four Logic Cells (LCs) o Logic Cell = LUT + DFF o 20 inputs o 12 outputs
Altera FLEX 8000
Slide 20 of 27
ALTERA FLEX8000 Logic Element (LE) CARRY, CASCADE signals
Altera MAX 9000 Registered PAL A registered PAL with I inputs, j product terms, and k macrocells. Logic Expander Implementation Expander logic and programmable inversion Simplifying Logic with Programmed Inversion Use of programmed inversion to simplify logic. (a) The function F = AB+ AC+ AD+ ACD requires four product terms to implement while (b) the complement F = ABCD+ AD+ AC requires only three product terms. Altera MAX Xilinx 2000 FPGA Xilinx 2000 logic block