Scribd
Upload
44 views2 pages

Risc ct-3

ARM is a high performance reduced instruction set computing (RISC) processor architecture. It has a 32-bit instruction set and 32-bit or 64-bit general purpose registers. Some key features of the ARM architecture include separate spaces for code and data, load/store architecture, uniform 32-bit instruction format, and extensive use of condition codes. The ARM architecture uses pipelining to improve performance. Pipelining allows subsequent instructions to begin execution before previous instructions have finished. Pipeline hazards can occur when instructions interact in ways that violate the assumptions made in the pipeline. The memory management unit (MMU) in ARM processors allows virtual memory, where physical memory can be addressed indirectly via virtual addresses. This allows more flexible and

Uploaded by

Ganesh Murthy
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
44 views2 pages

Risc ct-3

ARM is a high performance reduced instruction set computing (RISC) processor architecture. It has a 32-bit instruction set and 32-bit or 64-bit general purpose registers. Some key features of the ARM architecture include separate spaces for code and data, load/store architecture, uniform 32-bit instruction format, and extensive use of condition codes. The ARM architecture uses pipelining to improve performance. Pipelining allows subsequent instructions to begin execution before previous instructions have finished. Pipeline hazards can occur when instructions interact in ways that violate the assumptions made in the pipeline. The memory management unit (MMU) in ARM processors allows virtual memory, where physical memory can be addressed indirectly via virtual addresses. This allows more flexible and

Uploaded by

Ganesh Murthy
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
You are on page 1/ 2

PART - A

1.

Mention the important features of ARM.

2. Draw the status register format in AVR microcontroller. 3. Draw the format of CP15:C register. !. "h# ARM is calle$ a high performance processor% 5. &i'e the a$'antages of (ac)groun$ region. . *ist the most nota(le features of the ARM instruction set. +. Mention the $ifferent t#pes of pipeline ha,ar$s. -. "hat is sche$uler% "h# it is nee$e$% .. "rite an$ e/plain an# two thum( instruction using ARM Microprocessor. 10. Mention the importance of Memor# Management 1nit. 11. "hat is paging% 12. "hat is Virtual memor#% 13. Draw the format of CP15:C3 register. 1!. "h# interrupts are useful in (uil$ing em(e$$e$ s#stem%2ustif#. 15. "rite an assem(l# language program for creating a $ela#. 1 . "hat are the steps re3uire$ to initiali,e the cache an$ (uffer% 1+. *ist the assem(ler $irecti'es a'aila(le in ARM Processor. 1-. Define interrupt latenc#. 1.. Define the (uses specifie$ in AM4A. 20. 5tate the thum( properties. PART - B 1. 6/plain in $etail a(out AVR architecture. Discuss a(out the $ifferent t#pes of instruction a'aila(le in AVR architecture. Compare R75C an$ C75C processor architectures. 6/plain in $etail the $ifferent operating mo$es of ARM processor.

Descri(e implementation of (ranch8 Call an$ return instructions in ARM instruction set. 6/plain in $etail a(out ARM architecture. 9ighlight the features of ARM architecture with the other architectures. 6/plain in $etail the ARM .:DM7 organisation. Descri(e in $etail a(out pipelining an$ its ha,ar$s. Discuss the $ifferent interrupt han$ling schemes of ARM processor with its a$'antages an$ $isa$'antages. 4riefl# e/plain a(out ARM firmware suite an$ Re$ hat 4oot. "rite short notes on : ;i<='erlapping Region. ;ii< 4ac)groun$ Region. ;iii<Region 5i,ing an$ *ocation. 6/plain in $etail a(out Memor# Management 1nit in ARM. "rite an asm program to fin$ the 53uare of a gi'en num(er using loo)up ta(le metho$. "rite a program to sort > num(er of $ata using 6m(e$$e$ C. "rite an assem(l# language program to a$$ a series of num(er with su(routines.

You might also like