Scribd
Upload
1K views

Half Adder VHDL Code Using Dataflow Modeling

This document provides VHDL code for a half adder circuit using a data flow modeling approach. It defines the half adder entity with two inputs - a and b - and two outputs - sum and carry. The architecture description contains concurrent statements that assign the sum output to the XOR of a and b, and the carry output to the AND of a and b, implementing the logic functions for a half adder circuit.

Uploaded by

OP2R
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
1K views

Half Adder VHDL Code Using Dataflow Modeling

This document provides VHDL code for a half adder circuit using a data flow modeling approach. It defines the half adder entity with two inputs - a and b - and two outputs - sum and carry. The architecture description contains concurrent statements that assign the sum output to the XOR of a and b, and the carry output to the AND of a and b, implementing the logic functions for a half adder circuit.

Uploaded by

OP2R
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

INFOOP2R.WIX.

COM/OP2R

HALF ADDER VHDL CODE USING DATA FLOW MODELING

Library declaration library IEEE; use IEEE.STD_LOGIC_1164.ALL; --------------------------------------------

Std_logic_1164. package for std_logic (predefined data types).

entity half_adder is Port ( a, b: in STD_LOGIC; sum ,carry: out STD_LOGIC); end half_adder; --------------------------------------------architecture Behavioral of HA_STR is begin ---------------------------------------------sum<= a xor b; carry<= a and b; ---------------------------------------------and Behavioral;

Entity declaration. a, b: - input port bits (bits to be added) Sum, carry: - output port bits

Concurrent statement of half adder circuit. These are the circuit expressions which are formed by k-map or Boolean function.

RTL VIEW:-

OUT PUT WAVEFORMS:-

INFOOP2R.WIX.COM/OP2R

You might also like