Open navigation menu

Scribd

100% found this document useful (5 votes)

13K views

Half Adder VHDL Code Using Behavioural Modeling

The document describes a VHDL code for a half adder using behavioral modeling. It defines the entity with two inputs (a and b) and two outputs (sum and carry). The architecture contains a process with if statements that implement the half adder logic according to the truth table provided, with sum and carry assigned based on the values of a and b.

Uploaded by

Copyright

© © All Rights Reserved

Available Formats

Download as PDF, TXT or read online on Scribd

100% found this document useful (5 votes)

13K views

Half Adder VHDL Code Using Behavioural Modeling

The document describes a VHDL code for a half adder using behavioral modeling. It defines the entity with two inputs (a and b) and two outputs (sum and carry). The architecture contains a process with if statements that implement the half adder logic according to the truth table provided, with sum and carry assigned based on the values of a and b.

Uploaded by

Copyright

© © All Rights Reserved

Available Formats

Download as PDF, TXT or read online on Scribd

You are on page 1/ 1

INFOOP2R.WIX.

COM/OP2R

HALF ADDER VHDL CODE USING BEHAVIOURAL MODELING

Library declaration library IEEE; use IEEE.STD_LOGIC_1164.ALL; --------------------------------------------

Std_logic_1164. package for std_logic (predefined data type).

entity half_adder is Port ( a, b: in STD_LOGIC; sum ,carry: out STD_LOGIC); end half_adder; --------------------------------------------architecture Behavioral_HA of half_adder is begin ------------------------------process(a,b) begin if (a='0')then sum<= b; carry<='0'; else sum <= not b; carry<='0'; A if (b='1') then 0 carry<='1'; 0 1 end if; 1 end if; end process; ---------------------------------end Behavioral_HA;

Entity declaration. a, b :- input port bits (bits to be added) Sum, carry:- output port bits.

Process statements (sensitivity list) Behavioral representation of half adder... Truth table:-

B 0 1 0 1

Sum 0 1 1 0

Carry 0 0 0 1

RTL VIEW:-

OUT PUT WAVEFORMS:-

INFOOP2R.WIX.COM/OP2R

You might also like

SR - To - T Flip Flop Conversion VHDL Code
No ratings yet
SR - To - T Flip Flop Conversion VHDL Code
2 pages
Module 2 ASIC
No ratings yet
Module 2 ASIC
52 pages
4 Bit Ripple Carry Adder VHDL Code
100% (1)
4 Bit Ripple Carry Adder VHDL Code
5 pages
Pseudo Nmos PDF
0% (1)
Pseudo Nmos PDF
22 pages
Data Logic Cells Unit3 Asic
100% (1)
Data Logic Cells Unit3 Asic
34 pages
VERILOG HDL - Tutorial, PPT Format
100% (2)
VERILOG HDL - Tutorial, PPT Format
30 pages
J-K - To - D Flip-Flop Conversion VHDL Code
No ratings yet
J-K - To - D Flip-Flop Conversion VHDL Code
2 pages
Full Subtractor VHDL Code Using Data Flow Modeling
100% (1)
Full Subtractor VHDL Code Using Data Flow Modeling
1 page
Half Subtractor VHDL Code Using Behavioural Modeling
No ratings yet
Half Subtractor VHDL Code Using Behavioural Modeling
1 page
Ripple Carry Adder VHDL Code Using Structural Modelling
0% (1)
Ripple Carry Adder VHDL Code Using Structural Modelling
1 page
Full Adder VHDL Code Using Structural Modeling
91% (11)
Full Adder VHDL Code Using Structural Modeling
2 pages
Half Adder VHDL Code Using Structrucral Modeling
100% (2)
Half Adder VHDL Code Using Structrucral Modeling
1 page
Full Adder VHDL Code Using Data Flow Modeling
No ratings yet
Full Adder VHDL Code Using Data Flow Modeling
1 page
D Flip Flop - Structural Modeling
No ratings yet
D Flip Flop - Structural Modeling
2 pages
T Flip-Flop VHDL Code Using Behavioural Modeling
100% (1)
T Flip-Flop VHDL Code Using Behavioural Modeling
2 pages
Binary To Excess 3 VHDL Code Using Structural Modeling
No ratings yet
Binary To Excess 3 VHDL Code Using Structural Modeling
1 page
Full Subtractor VHDL Code Using Structural Modeling
No ratings yet
Full Subtractor VHDL Code Using Structural Modeling
2 pages
Half Subtractor VHDL Code Using Structrucral Modeling
0% (3)
Half Subtractor VHDL Code Using Structrucral Modeling
2 pages
Half Adder VHDL Code Using Dataflow Modeling
No ratings yet
Half Adder VHDL Code Using Dataflow Modeling
1 page
Half Subtractor VHDL Code Using Dataflow Modeling
No ratings yet
Half Subtractor VHDL Code Using Dataflow Modeling
1 page
Xor Gate Beha - Modeling
No ratings yet
Xor Gate Beha - Modeling
1 page
Decoder VHDL Code Using Behavioural Flow Modeling
No ratings yet
Decoder VHDL Code Using Behavioural Flow Modeling
1 page
D - To - J-K Flip Flop Conversion VHDL Code
No ratings yet
D - To - J-K Flip Flop Conversion VHDL Code
2 pages
VHDL Code For Half Adder by Data Flow Modelling
96% (24)
VHDL Code For Half Adder by Data Flow Modelling
14 pages
S-R Flip Flop Using Behavioural Modeling
No ratings yet
S-R Flip Flop Using Behavioural Modeling
2 pages
AIM: - Write A VHDL Code For 4 Bit Ripple Carry Adder Using Loop Statement. Code
No ratings yet
AIM: - Write A VHDL Code For 4 Bit Ripple Carry Adder Using Loop Statement. Code
4 pages
Verilog HDL Lab Manual
80% (25)
Verilog HDL Lab Manual
68 pages
Half Subtractor Half Subtractor - Gate Level Modelling
No ratings yet
Half Subtractor Half Subtractor - Gate Level Modelling
10 pages
Serial Binary Adder
No ratings yet
Serial Binary Adder
16 pages
Expt 4. 16x1 Mux Using 4x1 Mux
67% (3)
Expt 4. 16x1 Mux Using 4x1 Mux
6 pages
Linear Convolution Program in C Language Using CCStudio
80% (5)
Linear Convolution Program in C Language Using CCStudio
3 pages
Logic Gates Using Dataflow Modeling
100% (3)
Logic Gates Using Dataflow Modeling
2 pages
Verilog Code
No ratings yet
Verilog Code
60 pages
VLSI - Carry Lookahead Adder
No ratings yet
VLSI - Carry Lookahead Adder
12 pages
SR - To - JK Flip Flop Conversion VHDL Code
No ratings yet
SR - To - JK Flip Flop Conversion VHDL Code
2 pages
Digital Design Lab Manual: Introduction To Verilog
No ratings yet
Digital Design Lab Manual: Introduction To Verilog
48 pages
VLSI Backend Lab Manual
100% (1)
VLSI Backend Lab Manual
56 pages
Verilog Lab Manual
100% (1)
Verilog Lab Manual
27 pages
VHDL Code For 4 Bit Comparator
44% (9)
VHDL Code For 4 Bit Comparator
2 pages
Multiplier in Vlsi PDF
100% (1)
Multiplier in Vlsi PDF
23 pages
Verilog HDL - 18ec56 Assignment
No ratings yet
Verilog HDL - 18ec56 Assignment
2 pages
Ldica Objective..Unit Wise
No ratings yet
Ldica Objective..Unit Wise
5 pages
Student Verilog HDL LAB MANUAL FOR BE/B.TECH ECE STUDENTS
100% (1)
Student Verilog HDL LAB MANUAL FOR BE/B.TECH ECE STUDENTS
84 pages
Exp No.:5 Date: Arithmetic Operations
No ratings yet
Exp No.:5 Date: Arithmetic Operations
12 pages
VHDL Question Bank
No ratings yet
VHDL Question Bank
5 pages
Decade Counter
100% (1)
Decade Counter
3 pages
Delta Modulation Using Matlab AIM
100% (2)
Delta Modulation Using Matlab AIM
12 pages
Verilog Code of ROM With Testbenches
No ratings yet
Verilog Code of ROM With Testbenches
10 pages
(Up, Down and Modn) Counters
No ratings yet
(Up, Down and Modn) Counters
76 pages
Verilog HDL
100% (1)
Verilog HDL
62 pages
VHDL 4 To 1 Mux (Multiplexer)
No ratings yet
VHDL 4 To 1 Mux (Multiplexer)
9 pages
8086 Instructions Hex Code
100% (2)
8086 Instructions Hex Code
2 pages
Full Adder Using 4x1 Mux
100% (1)
Full Adder Using 4x1 Mux
3 pages
8051 Question
No ratings yet
8051 Question
9 pages
Experiment: 5 (A) : A) Write A Program For The 8051 To Transfer Letter "A" Serially, Continuously
No ratings yet
Experiment: 5 (A) : A) Write A Program For The 8051 To Transfer Letter "A" Serially, Continuously
2 pages
5th Sem DSP Lab Manual
No ratings yet
5th Sem DSP Lab Manual
107 pages
1's Complement VHDL Code Using Dataflow Modeling
No ratings yet
1's Complement VHDL Code Using Dataflow Modeling
1 page
1's Complement VHDL Code Using Structrucral Modeling
No ratings yet
1's Complement VHDL Code Using Structrucral Modeling
1 page
And Gate Beh - Modeling
No ratings yet
And Gate Beh - Modeling
1 page
2's Complement VHDL Code Using Structrucral Modeling
No ratings yet
2's Complement VHDL Code Using Structrucral Modeling
2 pages
2's Complement VHDL Code Using Data Flow Modeling
67% (3)
2's Complement VHDL Code Using Data Flow Modeling
1 page
Half Adder Structural
No ratings yet
Half Adder Structural
1 page
Demux VHDL Code Using Behavioural Modeling
No ratings yet
Demux VHDL Code Using Behavioural Modeling
1 page
Binary To Gray Converter VHDL Code Using Structural Modeling
67% (3)
Binary To Gray Converter VHDL Code Using Structural Modeling
1 page
Xnor Gate Beha - Modeling
No ratings yet
Xnor Gate Beha - Modeling
1 page
OR Gate Beha - Modeling
No ratings yet
OR Gate Beha - Modeling
1 page
NAND Gate Beh - Modeling
No ratings yet
NAND Gate Beh - Modeling
1 page
NOR Gate Beha - Modeling
No ratings yet
NOR Gate Beha - Modeling
1 page
J-K Flip Flop Usig Behavioural Modeling
No ratings yet
J-K Flip Flop Usig Behavioural Modeling
2 pages