OR Gate Beha - Modeling

The document describes a VHDL code for modeling an OR gate using behavioral modeling. It defines an entity or_1 with input ports d and e and output port f. The architecture contains a process that sets the output f to 1 if either input d or e is 1, otherwise it sets f to 0, implementing basic OR gate logic. It provides the truth table and describes that the process sets the output based on the inputs.

Uploaded by

OP2R

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as PDF, TXT or read online on Scribd

0% found this document useful (0 votes)

105 views1 page

OR Gate Beha - Modeling

Uploaded by

OP2R

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as PDF, TXT or read online on Scribd

You are on page 1/ 1

ONLINE PLATFORM FOR PROGRAMMING AND RESEARCH (OP2R) OR GATE VHDL CODE USING BEHAVIOURAL MODELING

library IEEE; use IEEE.STD_LOGIC_1164.ALL; ----------------------------------------------entity or_1 is Port ( d, e : in STD_LOGIC; f : out STD_LOGIC); end or_1; ----------------------------------------------architecture Behavioral_or of or_1 is begin ----------------process(d, e) begin if(d='1') then f<= l; else f<= '1'; end if; end process; ----------------end Behavioral_nor; TRUTH TABLE: -

*\\ d and e are the input port to the and gate. *\\ f is output port to the and gate.

*\\ architecture of or_1 entity begins. *\\ process (sensitivity list). After this statement all statement will be *\\ if (condition is true )then output (f) equal to l.

*\\ otherwise output (f) equal to 0.

*\\ end the architecture.

OUTPUT WAVEFORM: -

INFOOP2R.WIX.COM/OP2R

SR - To - T Flip Flop Conversion VHDL Code
No ratings yet
SR - To - T Flip Flop Conversion VHDL Code
2 pages
Some Tutorials in Computer Networking Hacking
From Everand
Some Tutorials in Computer Networking Hacking
Dr. Hidaia Mahmood Alassouli
No ratings yet
J-K - To - D Flip-Flop Conversion VHDL Code
No ratings yet
J-K - To - D Flip-Flop Conversion VHDL Code
2 pages
Xor Gate Beha - Modeling
No ratings yet
Xor Gate Beha - Modeling
1 page
NOR Gate Beha - Modeling
No ratings yet
NOR Gate Beha - Modeling
1 page
Xnor Gate Beha - Modeling
No ratings yet
Xnor Gate Beha - Modeling
1 page
And Gate Beh - Modeling
No ratings yet
And Gate Beh - Modeling
1 page
NAND Gate Beh - Modeling
No ratings yet
NAND Gate Beh - Modeling
1 page
Design and Simulation of Logic Gates Using VHDL
No ratings yet
Design and Simulation of Logic Gates Using VHDL
26 pages
Decoder VHDL Code Using Behavioural Flow Modeling
No ratings yet
Decoder VHDL Code Using Behavioural Flow Modeling
1 page
Ecad Lab Manual - Modified
100% (1)
Ecad Lab Manual - Modified
52 pages
Half Adder VHDL Code Using Behavioural Modeling
100% (5)
Half Adder VHDL Code Using Behavioural Modeling
1 page
VLSI Ecad Lab Manual
No ratings yet
VLSI Ecad Lab Manual
32 pages
HDL Experiment1
No ratings yet
HDL Experiment1
3 pages
Ecad Lab Manual Pvpsit
No ratings yet
Ecad Lab Manual Pvpsit
53 pages
Binary To Excess 3 VHDL Code Using Structural Modeling
No ratings yet
Binary To Excess 3 VHDL Code Using Structural Modeling
1 page
Full Adder VHDL Code Using Structural Modeling
91% (11)
Full Adder VHDL Code Using Structural Modeling
2 pages
VHDL Programs
No ratings yet
VHDL Programs
19 pages
Coa Lab
No ratings yet
Coa Lab
32 pages
Experiment 1: Write VHDL Code For Realize All Logic Gates.
79% (43)
Experiment 1: Write VHDL Code For Realize All Logic Gates.
65 pages
Exp No: 01 Verification of Logic Gates Aim
No ratings yet
Exp No: 01 Verification of Logic Gates Aim
54 pages
VHDL Complete File
No ratings yet
VHDL Complete File
120 pages
Half Adder VHDL Code Using Dataflow Modeling
No ratings yet
Half Adder VHDL Code Using Dataflow Modeling
1 page
Behavioralmodelprograms
No ratings yet
Behavioralmodelprograms
10 pages
3 &4 Full Adder and DEMUX Struc
No ratings yet
3 &4 Full Adder and DEMUX Struc
6 pages
Wa0000.
No ratings yet
Wa0000.
35 pages
Full Adder VHDL Code Using Data Flow Modeling
No ratings yet
Full Adder VHDL Code Using Data Flow Modeling
1 page
Assignment 1 Object: Design Following Circuit Using "Dataflow" Approach of Vhdl. A) and B) or C) Not D) Nand E) Nor F) Ex-Or G) Ex-Nor
No ratings yet
Assignment 1 Object: Design Following Circuit Using "Dataflow" Approach of Vhdl. A) and B) or C) Not D) Nand E) Nor F) Ex-Or G) Ex-Nor
41 pages
Experiment No:-1 (A) : AIM: - To Write A Program in VHDL To Implement XOR Gate
No ratings yet
Experiment No:-1 (A) : AIM: - To Write A Program in VHDL To Implement XOR Gate
41 pages
1.1) Design All Basic Gates and Simulate Them
No ratings yet
1.1) Design All Basic Gates and Simulate Them
10 pages
VHDL
No ratings yet
VHDL
13 pages
Ripple Carry Adder VHDL Code Using Structural Modelling
0% (1)
Ripple Carry Adder VHDL Code Using Structural Modelling
1 page
Sequential Statements
No ratings yet
Sequential Statements
44 pages
Ec-452 VHDL Cad
No ratings yet
Ec-452 VHDL Cad
39 pages
Dcs File With Output (BPIT)
No ratings yet
Dcs File With Output (BPIT)
35 pages
Demux VHDL Code Using Behavioural Modeling
No ratings yet
Demux VHDL Code Using Behavioural Modeling
1 page
Exp - No: 1 Basic Gates Date: 30.01.10 - Aim
No ratings yet
Exp - No: 1 Basic Gates Date: 30.01.10 - Aim
31 pages
Tut 6 Digital VHDL
No ratings yet
Tut 6 Digital VHDL
16 pages
Title: VHDL Program of Not Using Nand
No ratings yet
Title: VHDL Program of Not Using Nand
33 pages
Final Lab
No ratings yet
Final Lab
25 pages
Computer Architecture Lab: Name - Roll - 12100119111 Section - (B) Computer Science Engineering
No ratings yet
Computer Architecture Lab: Name - Roll - 12100119111 Section - (B) Computer Science Engineering
71 pages
2's Complement VHDL Code Using Structrucral Modeling
No ratings yet
2's Complement VHDL Code Using Structrucral Modeling
2 pages
VLSI Lab Manual
No ratings yet
VLSI Lab Manual
68 pages
EC0324 VLSI Lab Manual - Latest
No ratings yet
EC0324 VLSI Lab Manual - Latest
62 pages
(B) Simulate The Simplified Logic Expression Using VHDL and Verify It's Working
No ratings yet
(B) Simulate The Simplified Logic Expression Using VHDL and Verify It's Working
19 pages
Sri Venkateswara College of Engineering & Technology R.V.S Nagar, Chittoor M.Tech. I Semester (Decs) Digital System Design Lab List of Experiments
No ratings yet
Sri Venkateswara College of Engineering & Technology R.V.S Nagar, Chittoor M.Tech. I Semester (Decs) Digital System Design Lab List of Experiments
47 pages
Vlsi 2ND Assignment
No ratings yet
Vlsi 2ND Assignment
9 pages
stRUCTURAL mODELING OF fULL aDDER
No ratings yet
stRUCTURAL mODELING OF fULL aDDER
8 pages
Project1:And Gate: Experiment
No ratings yet
Project1:And Gate: Experiment
10 pages
1's Complement VHDL Code Using Structrucral Modeling
No ratings yet
1's Complement VHDL Code Using Structrucral Modeling
1 page
Rogram No: 1 AIM: Write HDL Code To Realize All The Logic Gates
No ratings yet
Rogram No: 1 AIM: Write HDL Code To Realize All The Logic Gates
32 pages
VWV - ESE - Study
No ratings yet
VWV - ESE - Study
17 pages
PLC: Programmable Logic Controller – Arktika.: EXPERIMENTAL PRODUCT BASED ON CPLD.
From Everand
PLC: Programmable Logic Controller – Arktika.: EXPERIMENTAL PRODUCT BASED ON CPLD.
MARIO FRANCO
No ratings yet
Computer Engineering Laboratory Solution Primer
From Everand
Computer Engineering Laboratory Solution Primer
Karan Bhandari
No ratings yet
PLC Programming Using RSLogix 500 & Industrial Applications: Learn ladder logic step by step with real-world applications
From Everand
PLC Programming Using RSLogix 500 & Industrial Applications: Learn ladder logic step by step with real-world applications
Charles Johnson
No ratings yet
C Programming
From Everand
C Programming
Netra
No ratings yet
ISA Certified Automation Professional (CAP) Associate Study Notes: 500 Study Notes for Accelerated Certification Success
From Everand
ISA Certified Automation Professional (CAP) Associate Study Notes: 500 Study Notes for Accelerated Certification Success
Steve Brown
No ratings yet
LPIC-1 Primer
From Everand
LPIC-1 Primer
John Greene
4.5/5 (3)
FortiGate 7.4 Admin Study Notes: 499 Study Notes for Accelerated Certification Success
From Everand
FortiGate 7.4 Admin Study Notes: 499 Study Notes for Accelerated Certification Success
Steve Brown
No ratings yet
The Complete Guide to Installing Parrot OS
From Everand
The Complete Guide to Installing Parrot OS
mehul kothari
No ratings yet
First Hop Redundancy Protocol: Network Redundancy Protocol
From Everand
First Hop Redundancy Protocol: Network Redundancy Protocol
Mulayam Singh
No ratings yet
Learning Linux Binary Analysis: Learning Linux Binary Analysis
From Everand
Learning Linux Binary Analysis: Learning Linux Binary Analysis
Ryan "elfmaster" O'Neill
4/5 (1)
Half Subtractor VHDL Code Using Dataflow Modeling
No ratings yet
Half Subtractor VHDL Code Using Dataflow Modeling
1 page
Full Subtractor VHDL Code Using Data Flow Modeling
100% (1)
Full Subtractor VHDL Code Using Data Flow Modeling
1 page
Half Adder VHDL Code Using Structrucral Modeling
100% (2)
Half Adder VHDL Code Using Structrucral Modeling
1 page
Half Subtractor VHDL Code Using Behavioural Modeling
No ratings yet
Half Subtractor VHDL Code Using Behavioural Modeling
1 page
Half Subtractor VHDL Code Using Structrucral Modeling
0% (3)
Half Subtractor VHDL Code Using Structrucral Modeling
2 pages
Full Subtractor VHDL Code Using Structural Modeling
No ratings yet
Full Subtractor VHDL Code Using Structural Modeling
2 pages
Binary To Gray Converter VHDL Code Using Structural Modeling
67% (3)
Binary To Gray Converter VHDL Code Using Structural Modeling
1 page
2's Complement VHDL Code Using Data Flow Modeling
67% (3)
2's Complement VHDL Code Using Data Flow Modeling
1 page
S-R Flip Flop Using Behavioural Modeling
No ratings yet
S-R Flip Flop Using Behavioural Modeling
2 pages
1's Complement VHDL Code Using Dataflow Modeling
No ratings yet
1's Complement VHDL Code Using Dataflow Modeling
1 page
T Flip-Flop VHDL Code Using Behavioural Modeling
100% (1)
T Flip-Flop VHDL Code Using Behavioural Modeling
2 pages
SR - To - JK Flip Flop Conversion VHDL Code
No ratings yet
SR - To - JK Flip Flop Conversion VHDL Code
2 pages
J-K Flip Flop Usig Behavioural Modeling
No ratings yet
J-K Flip Flop Usig Behavioural Modeling
2 pages

OR Gate Beha - Modeling

Uploaded by

OR Gate Beha - Modeling

Uploaded by

ONLINE PLATFORM FOR PROGRAMMING AND RESEARCH (OP2R) OR GATE VHDL CODE USING BEHAVIOURAL MODELING

*\\ otherwise output (f) equal to 0.

*\\ end the architecture.

You might also like