0% found this document useful (0 votes)

63 views

And Gate Beh - Modeling

The document describes a VHDL code for a 2-input AND gate behavioral model with an entity, architecture, process, and if-else statement to set the output C to the value of input A only when input B is 1, otherwise output C is 0. It also mentions including a truth table and output waveform for the AND gate but does not provide them. It ends by providing a URL for more information on an online platform for programming and research.

Uploaded by

OP2R

Available Formats

Download as PDF, TXT or read online on Scribd

0% found this document useful (0 votes)

63 views

And Gate Beh - Modeling

Uploaded by

OP2R

Available Formats

Download as PDF, TXT or read online on Scribd

You are on page 1/ 1

ONLINE PLATFORM FOR PROGRAMMING AND RESEARCH (OP2R) AND GATE VHDL CODE USING BEHAVIOURAL MODELING library

IEEE; use IEEE.STD_LOGIC_1164.ALL; ----------------------------------------------------------entity and_1 is Port ( a, b : in STD_LOGIC; *\\ a and b are the input port to the and gate. c : out STD_LOGIC); *\\ c is output port to the and gate. end and_1; -----------------------------------------------------------architecture Behavioural_and of and_1 is begin *\\ architecture of and_1 entity begins. --------------process(a, b) *\\ process (sensitivity list). After this statement all statements will be executed in sequence. begin if (b='1') then *\\ if (condition is true) then output (c) equal to a. c<= a; else *\\ otherwise output (c) equal to 0. c<='0'; end if; end process; ----------------end Behavioural_and; *\\ end the architecture.

TRUTH TABLE: -

OUTPUT WAVEFORM: -

INFOOP2R.WIX.COM/OP2R

SR - To - T Flip Flop Conversion VHDL Code
No ratings yet
SR - To - T Flip Flop Conversion VHDL Code
2 pages
J-K - To - D Flip-Flop Conversion VHDL Code
No ratings yet
J-K - To - D Flip-Flop Conversion VHDL Code
2 pages
NAND Gate Beh - Modeling
No ratings yet
NAND Gate Beh - Modeling
1 page
Full Adder VHDL Code Using Structural Modeling
91% (11)
Full Adder VHDL Code Using Structural Modeling
2 pages
Decoder VHDL Code Using Behavioural Flow Modeling
No ratings yet
Decoder VHDL Code Using Behavioural Flow Modeling
1 page
Full Adder VHDL Code Using Data Flow Modeling
No ratings yet
Full Adder VHDL Code Using Data Flow Modeling
1 page
1's Complement VHDL Code Using Structrucral Modeling
No ratings yet
1's Complement VHDL Code Using Structrucral Modeling
1 page
Full Subtractor VHDL Code Using Data Flow Modeling
100% (1)
Full Subtractor VHDL Code Using Data Flow Modeling
1 page
Full Subtractor VHDL Code Using Structural Modeling
No ratings yet
Full Subtractor VHDL Code Using Structural Modeling
2 pages
1's Complement VHDL Code Using Dataflow Modeling
No ratings yet
1's Complement VHDL Code Using Dataflow Modeling
1 page
Half Adder VHDL Code Using Structrucral Modeling
100% (2)
Half Adder VHDL Code Using Structrucral Modeling
1 page
2's Complement VHDL Code Using Structrucral Modeling
No ratings yet
2's Complement VHDL Code Using Structrucral Modeling
2 pages
Half Adder VHDL Code Using Behavioural Modeling
100% (5)
Half Adder VHDL Code Using Behavioural Modeling
1 page
Half Adder VHDL Code Using Dataflow Modeling
No ratings yet
Half Adder VHDL Code Using Dataflow Modeling
1 page
Half Subtractor VHDL Code Using Dataflow Modeling
No ratings yet
Half Subtractor VHDL Code Using Dataflow Modeling
1 page
Half Subtractor VHDL Code Using Structrucral Modeling
0% (3)
Half Subtractor VHDL Code Using Structrucral Modeling
2 pages
OR Gate Beha - Modeling
No ratings yet
OR Gate Beha - Modeling
1 page
Half Subtractor VHDL Code Using Behavioural Modeling
No ratings yet
Half Subtractor VHDL Code Using Behavioural Modeling
1 page
Ieee IEEE - STD - LOGIC - 1164 Ieee - STD - Logic - Arith Ieee - STD - Logic - Unsigned STD - Logic STD - Logic STD - Logic STD - Logic
No ratings yet
Ieee IEEE - STD - LOGIC - 1164 Ieee - STD - Logic - Arith Ieee - STD - Logic - Unsigned STD - Logic STD - Logic STD - Logic STD - Logic
5 pages
2's Complement VHDL Code Using Data Flow Modeling
67% (3)
2's Complement VHDL Code Using Data Flow Modeling
1 page
Department of Electronics and Communication Software Are Lab-II-Hardware Description Languages (EC-506)
No ratings yet
Department of Electronics and Communication Software Are Lab-II-Hardware Description Languages (EC-506)
17 pages
NOR Gate Beha - Modeling
No ratings yet
NOR Gate Beha - Modeling
1 page
T - To - D Flip Flop Conversion VHDL Code
100% (1)
T - To - D Flip Flop Conversion VHDL Code
1 page
Demux VHDL Code Using Behavioural Modeling
No ratings yet
Demux VHDL Code Using Behavioural Modeling
1 page
Xnor Gate Beha - Modeling
No ratings yet
Xnor Gate Beha - Modeling
1 page
Xor Gate Beha - Modeling
No ratings yet
Xor Gate Beha - Modeling
1 page
DDL Codes Labs
No ratings yet
DDL Codes Labs
31 pages
VHDL - Lab Solution
No ratings yet
VHDL - Lab Solution
33 pages
T Flip-Flop VHDL Code Using Behavioural Modeling
100% (1)
T Flip-Flop VHDL Code Using Behavioural Modeling
2 pages
VHDL Prog
No ratings yet
VHDL Prog
52 pages
Half Adder Structural
No ratings yet
Half Adder Structural
1 page
Arithmatic
No ratings yet
Arithmatic
2 pages
D - To - J-K Flip Flop Conversion VHDL Code
No ratings yet
D - To - J-K Flip Flop Conversion VHDL Code
2 pages
Verification of and Gate
No ratings yet
Verification of and Gate
7 pages
D - To - S-R Flip-Flop Conversion VHDL Code
No ratings yet
D - To - S-R Flip-Flop Conversion VHDL Code
1 page
1.logic Gates: OR Gate
No ratings yet
1.logic Gates: OR Gate
70 pages
VHDL Complete File
No ratings yet
VHDL Complete File
120 pages
VHDL_Introduction_and_Examples
No ratings yet
VHDL_Introduction_and_Examples
4 pages
Decoder 2 To 4 With Enable
No ratings yet
Decoder 2 To 4 With Enable
2 pages
D Flip Flop - Structural Modeling
No ratings yet
D Flip Flop - Structural Modeling
2 pages
Sop - Form STD - Logic STD - Logic Sop - Form Arch Sop - Form
No ratings yet
Sop - Form STD - Logic STD - Logic Sop - Form Arch Sop - Form
4 pages
1.1) Design All Basic Gates and Simulate Them
No ratings yet
1.1) Design All Basic Gates and Simulate Them
10 pages
DSD Lab Manual
50% (2)
DSD Lab Manual
49 pages
SR - To - JK Flip Flop Conversion VHDL Code
No ratings yet
SR - To - JK Flip Flop Conversion VHDL Code
2 pages
ALU
No ratings yet
ALU
4 pages
EC3561 VLSI Lab Manual-3-75
No ratings yet
EC3561 VLSI Lab Manual-3-75
73 pages
Ripple Carry Adder VHDL Code Using Structural Modelling
0% (1)
Ripple Carry Adder VHDL Code Using Structural Modelling
1 page
Computer Architecture Lab Solution (MAKAUT)
No ratings yet
Computer Architecture Lab Solution (MAKAUT)
34 pages
ECE 4DM4 - Computer Architecture Lab # 4 - A Pipelined ALU Unit
No ratings yet
ECE 4DM4 - Computer Architecture Lab # 4 - A Pipelined ALU Unit
8 pages
Parul Institute of Engineering and Technology, Limda Electronics & Communication Engineering Department
No ratings yet
Parul Institute of Engineering and Technology, Limda Electronics & Communication Engineering Department
3 pages
Parul Institute of Engineering and Technology, Limda Electronics & Communication Engineering Department
No ratings yet
Parul Institute of Engineering and Technology, Limda Electronics & Communication Engineering Department
3 pages
Date: AIM:-: 1. Logic Gates
No ratings yet
Date: AIM:-: 1. Logic Gates
52 pages
Component, Package, Function & Procedure
No ratings yet
Component, Package, Function & Procedure
12 pages
Lab 4 Verilog Gate Level Modelling
No ratings yet
Lab 4 Verilog Gate Level Modelling
11 pages
PARCIAL
No ratings yet
PARCIAL
9 pages
Comparative Analysis of Low Power 4-Bit Multipliers Using 120nm CMOS Technology
No ratings yet
Comparative Analysis of Low Power 4-Bit Multipliers Using 120nm CMOS Technology
28 pages
Binary To Gray Converter VHDL Code Using Structural Modeling
67% (3)
Binary To Gray Converter VHDL Code Using Structural Modeling
1 page
Celda SRAM Narvaez Bryan
No ratings yet
Celda SRAM Narvaez Bryan
8 pages
Untitled Document
No ratings yet
Untitled Document
4 pages
PLC: Programmable Logic Controller – Arktika.: EXPERIMENTAL PRODUCT BASED ON CPLD.
From Everand
PLC: Programmable Logic Controller – Arktika.: EXPERIMENTAL PRODUCT BASED ON CPLD.
Franco Mario
No ratings yet

And Gate Beh - Modeling

Uploaded by

And Gate Beh - Modeling

Uploaded by

ONLINE PLATFORM FOR PROGRAMMING AND RESEARCH (OP2R) AND GATE VHDL CODE USING BEHAVIOURAL MODELING library

You might also like