0% found this document useful (0 votes)
73 views1 page

And Gate Beh - Modeling

The document describes a VHDL code for a 2-input AND gate behavioral model with an entity, architecture, process, and if-else statement to set the output C to the value of input A only when input B is 1, otherwise output C is 0. It also mentions including a truth table and output waveform for the AND gate but does not provide them. It ends by providing a URL for more information on an online platform for programming and research.

Uploaded by

OP2R
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
73 views1 page

And Gate Beh - Modeling

The document describes a VHDL code for a 2-input AND gate behavioral model with an entity, architecture, process, and if-else statement to set the output C to the value of input A only when input B is 1, otherwise output C is 0. It also mentions including a truth table and output waveform for the AND gate but does not provide them. It ends by providing a URL for more information on an online platform for programming and research.

Uploaded by

OP2R
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

ONLINE PLATFORM FOR PROGRAMMING AND RESEARCH (OP2R) AND GATE VHDL CODE USING BEHAVIOURAL MODELING library

IEEE; use IEEE.STD_LOGIC_1164.ALL; ----------------------------------------------------------entity and_1 is Port ( a, b : in STD_LOGIC; *\\ a and b are the input port to the and gate. c : out STD_LOGIC); *\\ c is output port to the and gate. end and_1; -----------------------------------------------------------architecture Behavioural_and of and_1 is begin *\\ architecture of and_1 entity begins. --------------process(a, b) *\\ process (sensitivity list). After this statement all statements will be executed in sequence. begin if (b='1') then *\\ if (condition is true) then output (c) equal to a. c<= a; else *\\ otherwise output (c) equal to 0. c<='0'; end if; end process; ----------------end Behavioural_and; *\\ end the architecture.

TRUTH TABLE: -

OUTPUT WAVEFORM: -

INFOOP2R.WIX.COM/OP2R

You might also like