Scribd
Upload
248 views

Phase Locked Loop

A phase locked loop (PLL) is a negative feedback system that locks an oscillator signal to a reference signal in terms of phase and frequency. A PLL consists of a phase frequency detector, charge pump, low pass filter, voltage controlled oscillator, level shifter, and frequency divider. The PLL operates by changing the VCO frequency until it equals the input frequency and becomes phase locked. PLLs are widely used for synchronization in communications and to synthesize new frequencies from a reference frequency.

Uploaded by

sneha7849
Copyright
© Attribution Non-Commercial (BY-NC)
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
248 views

Phase Locked Loop

A phase locked loop (PLL) is a negative feedback system that locks an oscillator signal to a reference signal in terms of phase and frequency. A PLL consists of a phase frequency detector, charge pump, low pass filter, voltage controlled oscillator, level shifter, and frequency divider. The PLL operates by changing the VCO frequency until it equals the input frequency and becomes phase locked. PLLs are widely used for synchronization in communications and to synthesize new frequencies from a reference frequency.

Uploaded by

sneha7849
Copyright
© Attribution Non-Commercial (BY-NC)
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 1

PHASE LOCKED LOOP CIRCUIT

A PLL is a negative feedback system where an oscillatorgenerated signal is phase and frequency locked to a reference signal. COMPONENTS OF A PHASE LOCKED LOOP PFD: outputs digital pulse whose width is proportional to phase error CP: converts digital error pulse to analog error current LPF: integrates (and low-pass filters) error current to generate VCO control voltage VCO: low-swing oscillator with frequency proportional to control voltage LS: amplifies VCO levels to full-swing DIV: divides VCO clock to generate FBCLK clock CIRCUIT DIAGRAM OF PHASE LOCKED LOOP

PRINCIPLE OF OPERATION
Before the input signal is applied, the PLL is in the free-running state. Once the input frequency is applied, the VCO frequency starts to change and the PLL is said to be in the capture mode. The VCO frequency continues to change until it equals the input frequency, and the PLL is then in the phase-locked state. When phase-locked, the loop tracks any change in the input frequency through its repetitive action.

BLOCK DIAGRAM OF PLL

PHASOR DIAGRAM OF PLL

APPLICATIONS
Phase-locked loops are widely used for synchronization purposes in space communications for coherent demodulation and threshold extension, bit synchronization, and symbol synchronization. Phase-locked loops can also be used to demodulate frequency-modulated signals. In radio transmitters, a PLL is used to synthesize new frequencies which are a multiple of a reference frequency, with the same stability as the reference frequency.

They are used in


Clock recovery Deskewing Clock generation Spread spectrum Clock distribution Jitter and noise reduction Frequency Synthesis

You might also like