0% found this document useful (0 votes)
43 views12 pages

Real Time Fractal Flame Rendering

This document describes a project to implement real-time fractal flame rendering on an FPGA. A team of students from the Technical University of Crete developed an architecture and implementation that could render fractal flames with hundreds of millions of iterations in real time on an FPGA. Their work won the "Most Impressive Use of an FPGA" award at the 2013 Innovate Europe Contest, which included a trip to present at an international FPGA conference.

Uploaded by

alexisthe
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
43 views12 pages

Real Time Fractal Flame Rendering

This document describes a project to implement real-time fractal flame rendering on an FPGA. A team of students from the Technical University of Crete developed an architecture and implementation that could render fractal flames with hundreds of millions of iterations in real time on an FPGA. Their work won the "Most Impressive Use of an FPGA" award at the 2013 Innovate Europe Contest, which included a trip to present at an international FPGA conference.

Uploaded by

alexisthe
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 12

Real

Time Fractal Flame


Rendering
ALTERA Innovate Europe Contest 2012-2013
Most Impressive use of an FPGA
Dimitrios Skarlatos, Georgios Mantakos,
Athanasios Stratikopoulos, and Apostolos Dollas
Presentation by Dimitrios Skarlatos
E-mail: [email protected]
Info : users.isc.tuc.gr/~dskarlatos/projects.html

You may leave..

Microprocessor & Hardware Lab


Hardware
Telecom

Software

Fractals

Fractal Flames

FPGAs

Aerospace
Audio
Automotive
Consumer
Electronics
Data Centers
HPC
Medical
Wireless
Communications

The process
Recongurable Digital Systems ( 591), Prof. A. Dollas
5th year course in advanced FPGA design
2 months subject exploration and research in advanced mathematics and
image processing

4 months arithmetic analysis, architectural design, and implementation

4th Year! Embedded


Systems( 411), I.
Papaefstathiou

5th Year! Parallel and Distributed Computer


Systems Architecture( 418), D.
Pnevmatikatos

1st Year! Logic Design ( 101), A. Dollas

Results

@700.000
iterations

@7.000.000
iterations

@200.000.000
iterations

Innovate Europe Contest 2012-2013


25 Candidates
11 Countries
6 Months of hard work

But if you stay.

Most Impressive Use of an FPGA award


23rd International Conference On Field
Programmable Logic And Applications
The largest International Conference on
FPGAs.
Free trip to Porto and an iPad

Thats All Folks

You might also like