G.H.
RAISONI COLLEGE OF ENGINEERING AND MANAGEMENT, WAGHOLI, PUNE DEPARTMENT OF ELECTRONICS & TELECOMMUNICATION ENGINEERING
CLASS: M.E. (Sem I) SUBJECT:DIGITAL CMOS DESIGN
SEMINAR REPORT ON Materials for performance Improvements Seminar Report
Submitted by Name:- Mr. Borse Himani Kishor Roll No.:- 31
CONTENT
Topic
Page no
1. Differential amplifier circuit 2. CVSL(Cascode Voltage Switch Logic) 3. DSL(Differential Split Level) Logic 4. Cascode Nonthreshold Logic (CNTL) 5. Sense amplifier ckt 6. Generic sense amplifier ckt 7. Dual rail Domino Logic 8. Sample Set Differential Logic (SSDL) 9. Enable/Disable CMOS Differential Logic (ECDL) 10. Refernces
1 1 3 4 5 6 7 8 9 10