Scribd
Upload
62 views

VLSI Design Languages With FPGA

The document outlines courses offered by Apex Techno Soft related to digital design and verification. It includes courses on VHDL, Verilog HDL, OOP concepts, SystemVerilog, and use of EDA tools. Specific topics covered within the courses include modeling techniques, data types, operators, procedural statements, assertions, randomization, and example programs. The courses aim to provide hands-on learning using an FPGA development board for mini projects.

Uploaded by

Kama Raj Kr
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
62 views

VLSI Design Languages With FPGA

The document outlines courses offered by Apex Techno Soft related to digital design and verification. It includes courses on VHDL, Verilog HDL, OOP concepts, SystemVerilog, and use of EDA tools. Specific topics covered within the courses include modeling techniques, data types, operators, procedural statements, assertions, randomization, and example programs. The courses aim to provide hands-on learning using an FPGA development board for mini projects.

Uploaded by

Kama Raj Kr
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

Apex Techno Soft

www.apextechnosoft.com

VHDL for Design


Introduction Code Structure Data Types Operators Sequential Statements VHDL syntax & Example Programs

Verilog HDL For Design


History of Verilog Typical Design Flow Modeling Techniques User Defined Primitives Verilog Operators Procedural Timing Control Task & Functions Parameterized Modules Assertions in Verilog Compiler Directives Verilog Quick Reference Example Codes

Oops Concepts & Randomization


Classes & Objects Data Encapsulation Polymorphism Dynamic & Static Arrays C type data types- int, typedef, struct, union, enum Dynamic data types- struct, classes, dynamic queues& arrays

VLSI

Short Term 4

Apex Techno Soft


www.apextechnosoft.com

Semaphores Mailboxes event extensions Assertions Random Variables Constraint Blocks

System Verilog For Design


Introduction Verilog Basics Literal Values Data Types Operators and Expressions Procedural Statements & Control Flow Processes Task & Functions Inter Process Communication System Verilog Assertions System Verilog Hierarchy System Verilog Interfaces Example Programs

EDA Tools Work out


Synthesis Tools Xilinx ISE Xilinx SPATAN 3E Development Board Experimental Approach Mini Projects

VLSI

Short Term 4

You might also like