Scribd Logo
Upload

Welcome to Scribd!

  • 5K views

    Zivan NG3 Charger Logic Schematic

    Uploaded by

    myEbooks
    The Zivan NG3 charger is a great old Electric Vehicle charger. However not schematic have been released for DIY repair, But found this Logic schematic reverse engineered by member 'EVguru' on batteryvehiclesociety.co.uk

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PDF, TXT or read online from Scribd

    Zivan NG3 Charger Logic Schematic

    Uploaded by

    myEbooks
    5K views6 pages
    The Zivan NG3 charger is a great old Electric Vehicle charger. However not schematic have been released for DIY repair, But found this Logic schematic reverse engineered by member 'EVguru' on batteryvehiclesociety.co.uk

    Original Title

    Zivan NG3 charger Logic schematic

    Copyright

    © Attribution Non-Commercial (BY-NC)

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    The Zivan NG3 charger is a great old Electric Vehicle charger. However not schematic have been released for DIY repair, But found this Logic schematic reverse engineered by member 'EVguru' on batteryvehiclesociety.co.uk

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    5K views6 pages

    Zivan NG3 Charger Logic Schematic

    Uploaded by

    myEbooks
    The Zivan NG3 charger is a great old Electric Vehicle charger. However not schematic have been released for DIY repair, But found this Logic schematic reverse engineered by member 'EVguru' on batteryvehiclesociety.co.uk

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    You are on page 1of 6

    1

    J1 1 pin 17 D14 1N4148

    GND

    1 2 Iout

    D12 1N4148

    Pri-current

    R16 220K

    Current transformer ~50:1 D13 1N4148 J1 1 pin 18 GND D15 1N4148

    D11 12 1N4148 R30 5R6 R15 15K C10 0.01uF 13

    U7D 14 RR8-2 100K TLC274 + C9 10uF 5

    U11B 7 6 TLC274 RR8-4 100K 9

    U12C 8 10 TLC274 PWM stage

    GND GND GND

    RR8-3 100K Analogue input on CPU U1 pin 18 Voltage U 2K Power board pin12 Battery + J1 1 GND 6K8 pin 12 +15v 100K C24 0.1uF GND C

    RR6-4

    R9 C Analogue input on CPU U1 pin 19 Current

    Shunt +15v GND J1 1 pin 10 J1 1 pin 11 1K R6 22K C14 GND 33nF B I 20K R8 2K2 R7 22K digital pot 2 (U4) digital pot 1 (U4) +5v A1 R18 W1 470K B1 GND U7C 9 8 10 C19 TLC274 0.1uF GND GND RR9-2 5 6 100K RR9-1 100K RR9-4 100K U6C R14 22K TLC274 A2 11 U7B TLC274 RR9-3 100K 2 +2.710v 3 TLC274 1 4 1 7 9 8 10 W2 11 TLC274 B2 GND 150pF C6 0.01uF C17 0.1uF R17 22K 4 B GND 11 1K RR2-2 C12 0.1uF U6B 5 7 6 2 RR2-3 TLC274 TLC274 C11 150pF 1N4148 1N4148 TLC274 C27 GND C7 0.01uF TLC274 3 1 RR6-2 100K 4 U6A D3 D4 14 13 13 R10 220K U12D 12 12 14 D5 1N4148 U6D 5 RR3-4 15K RR7-3 100K RR3-1 15K 6 U12B TLC274 RR7-4 100K C35 0.1uF RR5-1 10K

    7 R11 1 2

    D6-anode

    MD

    U7A 3

    +1.954v

    U11A

    P1

    Title Size A3 Date: File: 1 2 3 4 5 6 22-Dec-2004 Sheet of D:\Documents and Settings\Greg Solberg\Application Drawn By: Data\Qualcomm\Eudora\attach\Old_NG3_logic.ddb 7 8 Number Revision

    +5v +5v Buffered 1.954v RR1-6 10K MR +5v 2 1 C8 1nF GND R1 470K D1 1N4148 GND U2 1 2 3 4 MR WDO VCC RESET GND WDI PFI PFO ADM705 C0 GND C1 2 1 +5v RR1-9 10K 1 2 3 4 5 6 7 U3 A GND B2 A2 W2 D GND SHDN CS AD8402 B1 A1 W1 VDD RS CLK SDI 14 13 12 11 10 9 8 B1 A1 W1 CLK SDI CS Fans Current Voltage U1-pb2 External Temp. Overtemp U1 3 5 11 10 9 8 7 6 19 18 17 16 15 OSCI OSCO NMI TIM RST PA0 VPP/TST PA1 PC4 PA2 PC5 PA3 PC6 PA4 PC7 PA5 PB0 PA6 PB1 PA7 PB2 PB7 PB3 PB6 PB4 PB5 VSS ST62T25B6/HWD(28) 28 4 2 27 26 25 24 23 22 21 20 12 13 14 VDD Soft-start LED 2 LED 1 RR1-4 10K AH 2 +5v 1 L1 220uH +5v +5v TP 2 1 AH TP 2 1 C1 8 7 6 5 MD GND RR1-3 10K R11 1K U1-pb2 RR6-1 100K 2 R11 1 MD

    C26 0.1uF

    Precharge

    Precharge

    Precharge

    C0

    + C1 10uF

    B2 A2 W2 Shutdown

    B GND

    Aux2 Aux1 Sounder

    Comms? C0 C1 TP AH

    GND J1 Fans 1 pin 9 J1 Sounder 1 pin 6 J1 Precharge relay 1 pin 5 B

    GND +5v U8 RR1-2 10K Precharge Aux2 Aux1 Sounder LED 1 LED 2 Soft-start 1 2 3 4 5 6 7 8 IN 1 IN 2 IN 3 IN 4 IN 5 IN 6 IN 7 COMMON ULN2003A(16) GND +15v OUT 1 OUT 2 OUT 3 OUT 4 OUT 5 OUT 6 OUT 7 CLAMP 16 15 14 13 12 11 10 9 Precharge relay Aux 2 Aux 1 Sounder Led 1 Led 2 D7 1N4148

    J1 Aux 2 1 pin 4

    Soft-start

    RR4-1 Soft start 1K Aux 1

    J1 1 pin 3

    Title Size A3 Date: File: 1 2 3 4 5 6 22-Dec-2004 Sheet of D:\Documents and Settings\Greg Solberg\Application Drawn By: Data\Qualcomm\Eudora\attach\Old_NG3_logic.ddb 7 8 Number Revision

    RR2-1 1K +15v +2.710v +5v

    D6 D6-anode 1N4148

    D8 1N4148 Power board pin15 Battery + J1 1 pin 15 R27 RES2 C GND GND +2.710v C13 0.01uF 5

    RR1-7 10K U4A 2 12

    U5D U5C 11 13 8 CD4093B 9 10

    4 LM239 12

    CD4093B Precharge C D2 1N4148 +5v +5v +1.954v +4.421v +5v

    RR1-1 10K U4B 7 D12 Pri-current 1N4148 10K RR5-4 1 6 2 LM239 CD4093B C33 15nF GND 1 3 U5A

    SD U5B 6 4 5

    RR1-5 10K U4C 8 14 9 LM239 CD4093B 11 LM239 10 13 U4D

    RR1-8 10K

    Shutdown

    Soft start

    +0.704v B R23 3K65 GND R3 6K48

    +1.954v R4 3K92

    +2.710v R5 8K87

    +4.421v R2 3K00

    +5v B

    Title Size A3 Date: File: 1 2 3 4 5 6 22-Dec-2004 Sheet of D:\Documents and Settings\Greg Solberg\Application Drawn By: Data\Qualcomm\Eudora\attach\Old_NG3_logic.ddb 7 8 Number Revision

    +5v +15v R19 27K R20 92K C R24 33K R25 10R Vref is CPU supply! D? DIODE +15v +15v +5v U10 UC3611 D? DIODE Output J1 1 pin 13 C

    GND R28 PWM stage 330K C34 150pF R26 120K 2 1 9 10 3 6 8 U9 IN+ OUTA INOUTB COMPN VREF SD OSC OUT SYNC CT RT DISC SF GND SG3525 12 R21 22K C22 1000pF GND GND GND GND GND 11 14 16 4 5 7 R22 390R D? DIODE B +VI VC +15v 15 13 GND

    D? DIODE Output J1 1 pin 14

    SD Soft start B + C18 10uF

    A Title Size B Date: File: 1 2 3 4 5 Number Revision

    22-Dec-2004 Sheet of D:\Documents and Settings\Greg Solberg\Application Drawn By: Data\Qualcomm\Eudora\attach\Old_NG3_logic.ddb 6

    +5v

    RR5-2 10K J1 power board pin19 PTC thermistor 1 pin 19 C38 0.1uF GND +5v RR8-1 100K RR5-3 10K C J1 power board pin16 PTC thermistor 1 pin 16 C37 0.1uF GND 1N4148 D10 GND GND GND GND RR3-3 15K DL1 C23 0.1uF RED GREEN C DL1 U1 pin 15 (ST6) Overtemp Led 2 Led 1 1N4148 RR4-4 1K RR4-3 1K RR4-2 1K D9 +15v +15v +15v

    +5v

    R12 21K5 R29 Led 2 Led 1 +5v GND 11 U12A CN1 5 4 3 2 1 Din 5 External temp RR3-2 15K + C20 10uF RR7-2 100K 4 2 1 3 TLC274 C21 0.1uF GND GND GND GND RR6-3 100K U1 pin 16 External Temp. 4K32 R13 21K RR7-1 100K +15v B RR2-4 1K B

    Comms?

    GND

    Title Size A3 Date: File: 1 2 3 4 5 6 22-Dec-2004 Sheet of D:\Documents and Settings\Greg Solberg\Application Drawn By: Data\Qualcomm\Eudora\attach\Old_NG3_logic.ddb 7 8 Number Revision

    A Title Size B Date: File: 1 2 3 4 5 Number Revision

    22-Dec-2004 Sheet of D:\Documents and Settings\Greg Solberg\Application Drawn By: Data\Qualcomm\Eudora\attach\Old_NG3_logic.ddb 6

    You might also like