Scribd
Upload
3K views1 page

Determination of Pull Up Ratio

The document discusses determining the pull-up to pull-down ratio for an nMOS inverter driven by another nMOS inverter. It considers an arrangement where an inverter is driven from the output of a similar inverter and assumes depletion mode transistors where the threshold voltage is always 0. It also discusses the ratio when the input to a second inverter comes from the output of the first inverter through one or more nMOS pass transistors.

Uploaded by

mayamohan725
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
3K views1 page

Determination of Pull Up Ratio

The document discusses determining the pull-up to pull-down ratio for an nMOS inverter driven by another nMOS inverter. It considers an arrangement where an inverter is driven from the output of a similar inverter and assumes depletion mode transistors where the threshold voltage is always 0. It also discusses the ratio when the input to a second inverter comes from the output of the first inverter through one or more nMOS pass transistors.

Uploaded by

mayamohan725
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 1

DETERMINATION OF PULL-UP TO PULL-DOWN RATIO FOR AN nMOS INVERTER DRIVEN BY ANOTHER nMOS INVERTER Consider the arrangement shown

in fig; which an inverter is driven from the output of another similar inverter. Consider the depletion mode transistor for which =0 under all conditions, and further assume that in order to cascade inverters without degradation of levels.

Fig n eqns

PULL-UP TO PULL-DOWN RATIO FOR AN nMOS INVERTER DRIVEN THROUGH ONE OR MORE TRANSISTOR Consider the arrangement as shown; in which the input to inverter 2 comes from the output of inverter 1 but passes through one or more nMOS transistors used as switches in series(called pass transistors).

You might also like