Scribd
Upload
21 views

Virtual University of Pakistan: CS 302 Digital Logic Design

The document is a student's assignment submission that designs an irregular counter using J-K flip-flops. It contains the student's name, ID number, course information, and a statement of the assignment to provide a state diagram, next-state table, Karnaugh maps, and circuit design for a counter that counts the sequence 001, 010, 101, 111, 001. The submission includes the next state table, a transaction table for the J-K flip-flops, and the student's student ID.

Uploaded by

Malika Mulk
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
21 views

Virtual University of Pakistan: CS 302 Digital Logic Design

The document is a student's assignment submission that designs an irregular counter using J-K flip-flops. It contains the student's name, ID number, course information, and a statement of the assignment to provide a state diagram, next-state table, Karnaugh maps, and circuit design for a counter that counts the sequence 001, 010, 101, 111, 001. The submission includes the next state table, a transaction table for the J-K flip-flops, and the student's student ID.

Uploaded by

Malika Mulk
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
You are on page 1/ 4

MC120202348

CS 302 Digital Logic Design ASSIGNMENT NO. 4 Submitted to:


Prof. Dr. Waseem Ikram

Submitted by:
Name: Student ID: Umer Sabah mc120202348

Virtual University of Pakistan

MC120202348 Statement: Design a counter which counts the binary numbers with irregular sequence as 001(1), 010(2), 101(5), 111(7) and again 001(1). Use J-K flip-flops. You are required to provide following steps while designing the counter. 1. State Diagram 2. Next-State Table 3. Karnaugh Maps 4. Counter Circuit

ANSWER:
Next State Table PRESENT STATE Q2 Q1 Q0 0 0 1 0 1 0 1 0 1 1 1 1 NEXT STATE Q2 Q1 Q0 0 1 0 1 0 1 1 1 1 0 0 1

Transaction table for J or K Flip Flop OUTPUT Transition QN QN+1 0 0 0 1 1 0 1 1 Flip Flop Inputs J K 0 X 1 X X 1 X 0

MC120202348

MC120202348

You might also like