Scribd
Upload
56 views

Digital Electronics Report

AND-OR-Invert (AOI) logic and AOI gates are two-level compound logic functions constructed from one or more AND gates followed by a NOR gate. AOI gates perform one or more AND operations followed by an OR operation and then an inversion. For example, a 2-2 AOI gate can be represented by a boolean equation and truth table showing its inputs and single output.

Uploaded by

Kristeine Lim
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
56 views

Digital Electronics Report

AND-OR-Invert (AOI) logic and AOI gates are two-level compound logic functions constructed from one or more AND gates followed by a NOR gate. AOI gates perform one or more AND operations followed by an OR operation and then an inversion. For example, a 2-2 AOI gate can be represented by a boolean equation and truth table showing its inputs and single output.

Uploaded by

Kristeine Lim
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 5

*

AND-OR-Invert

By: Allysa Mae D. Marcos

* AND-OR-Invert (AOI) logic and AOI gates are two-level

compound (or complex) logic functions constructed from the combination of one or more AND gates followed by a NOR gate. Construction of AOI cells is particularly efficient using CMOS technology where the total number of transistor gates can be compared to the same construction using NAND logic or NOR logic. The complement of AOI Logic is OR-AND-Invert (OAI) logic where the OR gates precede an AND gate.

*Logic operations
*AOI gates perform one or more AND operations
followed by an OR operation and then an inversion. For example, a 2-2 AOI gate can be represented by the boolean equation and truth table:

2-2 AOI

INPUT A B C D
0 X 0 X 1 X X 0 X 0 1 X X X 0 0 X 1 0 0 X X X 1

OUTPUT F
1 1 1 1 0 0

You might also like