VCO, PLL Principles and Applications
VCO, PLL Principles and Applications
7)
EE2603-11
R1 6
Modulation (control) voltage
VCC 8
S chmit t
T r igger Buf f er
A mplif ier
Output (square)
VCO
- 5 6 6
Operating ranges 2k < R1 < 20k 0.75V + VC V + f 1MHz O 10V V + 24V
EE2603-11
Buf f er
A mplif ier
C1
7 1
Output (triangular)
2 f = O R1 C1
V + VC V +
VCC 12V
3
f0 f0 VCC
VCO
- 5 6 6
4 7 1
VC = VCC
820pF C1
+ 2 V VC f = O R1C1 V +
EE2603-11
510W R2 5kW R3 VC
R1 10kW
6 5 8
VCC 12V
3
VC (max) = VCC
R3 + R4 R3 + R2 + R4
f0 f0 VCC
VCO
- 5 6 6
4 7 1
18kW R4
220pF C1
VC (min) = VCC
2 f (max) = O R1C1
Output dc pin7
Output
f0
2
3 5 4
Phase D et ect or
A mplif ier
7 V7 6
f5
PL L
5 6 5
VCO 8 9 1 R1 C1 - VCC
Reference output
EE2603-11
PLL has 3 possible states of operation: 1. free running, 2. capture, 3. locked or tracking.
free running f = f0 = 5 0.3 R1C1
V+ =V 10 fin 2 3
Phas e
D et ec t or L ow- pas s
f ilt er A mplif ier
C2 R2
lock range fL =
8f0 V+
1 2fL 2 R2C2
f5
7 6
Output
V7
PL L
5 6 5 VCO
R1
capture range fC =
5 4
Reference output
8 9
V+ C1
1
V-
1. If f5 and f0 are too far apart, the PLL free-runs at the nominal VCO frequency f5 2. If f5 and f0 are close enough, the capture process begins and continues until the locked condition is reached. 3. Once locked, the PLL begins the tracking in which it can be locked over a wider range of frequencies than was necessary to achieve capture. The tracking and capture ranges are a function of external resistors and/or capacitors selected by the user.
EE2603-11 6
Example: Given the PLL circuit shown, find (a) Free running frequency f5 = f0 (b) Locked or tracking range fL (c) Capture range fC (d) Output voltage V7 at f0 Sketch the plot of V7 and fin
( a) free running f5 = f0 = = 10 10 3 220 10 12 0.3 0. 3 R1 C1
+6 10 fin 2 3 f0 5 4
10kW Phas e
D et ec t or L ow- pas s
f ilt er
C2
R2
7 6
Output
V7
+5V
PL L
5 6 5 VCO
R1
8 9 +6
C1 220pF
-6
= 136.36kHz
(d) f0 =
V+ 181.8kHz fmax = 136.36 + = 136.36k + 90.9k = 227.26kHz 2 181.8kHz fmin = 136.36 + = 136.36k 90.9k = 45.46kHz 2
8f0
8 136.36k = 181.8kHz 6
V7
5.3V 5V 4.7V
fmin f0=f5 fC fL
fmax
fin
EE2603-11
Frequency Synthesis
0.3 0.3 = = 136.36kHz R1C1 10 10 3 220 10 12 Nf 136.36kHz +6V (2) f = f0 = f5 = 0 = = 34.09kHz 1 4 4 10 (1) f4 = Nf0 =
F r equency
S ynt hesis
S elect or
f0 =
VC = V7 = (2 0.3)3 = 5.1V
f1=f0
2 3 5 4
Phase D et ect or
A mplif ier 3 .6 k W
R2
C2
3 3 0 pF
2 4
8 16
+5V 5kW
f5=f0
PL L
5 6 5 VCO
8 10kW 9 1
7 Output 6
( N )
T T L Binar y Count er 7 4 9 0
clock
10kW
f4=Nf0
R1
+6V -6V
C1 220pF
-6V
(1) f4 is locked at a center frequency of 136.36kHz (2) Counter will divide f4/4 = f5 = 34.09kHz (3) Thus depending upon the Frequency Synthesis Selector switch, the range of input frequency f1 that can be synthesized is from (136.36/16)=8.5225kHz to EE2603-11 (136.36/2)=68.18kHz
FSK circuit will produce a digital output mark and space levels if two different corresponding input mark and space frequencies are present at the input.
+5V
10 2 3 5 4
Phase
D et ect or L ow- pass
f ilt er
(2) f0 =
R2
A mplif ier 3 .6 k W
C2
0 .2 m F
600W 600W
7 V7 6 V6 V6 V7
+14 V
2 (5 VC ) 0.3 = R1 C1 5 R1C1
PL L
5 6 5 VCO
9 1
-5V C1 0.05m F -5V
- 5 V
10kW 10kW 0.02m F 10kW 0.02m F
+5V
0.02m F
f0 =
2 (5 VC ) R1C1 5
(1) f0 =
V+
f = H
fH = 796Hz
fmin = 1070Hz passed
fmax = 1270Hz passed
f
2 10 103 0.02 10 6
Slope 60dB/decade
Higher freq. produced mixing and harmonics by 1070Hz and 1270Hz rejected EE2603-11
(3) fmax = 1270Hz (mark) will give an output < 4.25V then Comparator output will become low = -5V. (4) Consequently, at fmin = 1070Hz (space) will give an output > 4.25V. Comparator output will become high = +14V. 9