0% found this document useful (0 votes)
416 views

Experiment No. 3: Characteristics of CMOS Inverter

The document summarizes an experiment to examine the characteristics of a CMOS inverter. It describes measuring the voltage transfer characteristics (VTC) at different power supply voltages to determine values like rise time, fall time, input high and low voltages, and output high and low voltages. It also explores how connecting multiple PMOS and NMOS transistors in parallel affects the rise and fall times by taking measurements with different pin configurations of the CMOS inverter IC.

Uploaded by

selvi0412
Copyright
© Attribution Non-Commercial (BY-NC)
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
416 views

Experiment No. 3: Characteristics of CMOS Inverter

The document summarizes an experiment to examine the characteristics of a CMOS inverter. It describes measuring the voltage transfer characteristics (VTC) at different power supply voltages to determine values like rise time, fall time, input high and low voltages, and output high and low voltages. It also explores how connecting multiple PMOS and NMOS transistors in parallel affects the rise and fall times by taking measurements with different pin configurations of the CMOS inverter IC.

Uploaded by

selvi0412
Copyright
© Attribution Non-Commercial (BY-NC)
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 6

Experiment No.

3
Characteristics of CMOS inverter

Objectives
To examine the Voltage transfer characteristics of a CMOS Inverter To measure the rise time and fall time of a CMOS Inverter.

Parts required: 1x4007 IC, 1x0.001uF capacitor.

1. FIRST READ THIS


Keep all connection as short as possible. Turn off the power supplies whenever making a change in the circuit or when connecting the oscilloscope probes to the circuit.

2. Procedure:

1. (a) Use the 4007 to connect the CMOS Inverter as shown in fig-1(a). IC pin numbers are shown on the figure. The Schematic and Pinning diagram of the IC is given on page 4.

(b) Apply a 1 kHz triangle wave with 0-V DC offset and peak to peak amplitude of 15 V at Vin.
(c) Connect CH X of oscilloscope to Vin and CH Y to Vout. (Ask the lab Instructor about this step if you dont understand). (d) Now switch the oscilloscope to X-Y mode to observe the VTC of the Inverter. (Ask the lab Instructor about this step if you dont understand). (e) From the VTC, record the following:

VOH

VOL

VIH

VIL

slope

(f) Repeat steps 1(b) 1 (e) for VDD = 10V and record the following:

VOH

VOL

VIH

VIL

slope

2.

(a) Now connect a 0.001uF capacitor at Vout of the circuit of fig-1(a).

(b) Apply a 100 kHz square wave with 0-V DC offset and peak to peak amplitude of 10 V at Vin. Observe Vout on the oscilloscope and record the following:

trise

tfall

(c) Connect the CMOS Inverter as shown in fig- 2 (d). IC pin numbers are shown on the figure. Now we have two PMOS transistor and two NMOS transistors connected in parallel with each other.
(d) Repeat step 2 (b).

trise

tfall

(e) Disconnect pin 1 from the rest of the circuit. Now we have two NMOS transistor connected in parallel with each other but a single PMOS transistor. (f) Repeat step 2 (b).

trise

tfall

(g) Reconnect pin 1 to the circuit in the same manner as before. Disconnect pin 5 from the rest of the circuit. Now we have two PMOS transistor connected in parallel with each other but a single NMOS transistor. (h) Repeat step 2 (b).

trise

tfall

(i) What conclusion do you draw from steps 2 (b) 2 (h)?

Fig. 1a

Fig. 1b

You might also like