Madanapalle Institute of Technology & Science Angallu, Madanapalle - 517 325
Madanapalle Institute of Technology & Science Angallu, Madanapalle - 517 325
1. 2. 3.
4. 5.
P-N JUNCTION DIODE CHARACTERISTICS ZENER DIODE CHARACTERISTICS CB CHARACTERSTICS OF A TRANSISTOR CE CHARACTERSTICS OF A TRANSISTOR HALF-WAVE RECTIFIER WITH & WITHOUT FILTER FULL-WAVE RECTIFIER WITH & WITHOUT FILTER FET CHARACTERISTICS h-PARAMETERS OF CE CONFIGURATION TRANSISTOR CE AMPLIFIER
2 6 9 13 17 21 24 27 33 37 41 44 47
6. 7. 8. 9.
10. TRANSISTOR CC AMPLIFIER 11. COMMON SOURCE (FET) AMPLIFIER 12. SILICON-CONTROLLED RECTIFIER (SCR) CHARACTERISTICS 13. UJT CHARACTERISTICS
ADDITIONAL EXPERIMENTS
14. RC COUPLED AMPLIFIER 15. RC PHASE SHIFT OSCILLATOR 16. BRIDGE RECTIFER 17. CURRENT-SERIES FEEDBACK AMPLIFIER 18. VOLTAGE-SERTES FEEDBACK AMPLIFIER
50 54 58 61 65
REVERSE BIAS:
MODEL GRAPH:
PROCEDURE: FORWARD BIAS: 1. Connections are made as per the circuit diagram. 2. For forward bias, the RPS +ve is connected to the anode of the diode and RPS ve is connected to the cathode of the diode, 3. Switch on the power supply and increases the input voltage (supply voltage) in steps. 4. Note down the corresponding current flowing through the diode and voltage across the diode for each and every step of the input voltage. 5. The reading of voltage and current are tabulated. 6. Graph is plotted between voltage and current.
PROCEDURE: REVERSE BIAS: 1. Connections are made as per the circuit diagram. 2. For reverse bias, the RPS +ve are connected to the cathode of the diode and RPS ve is connected to the anode of the diode. 3. Switch on the power supply and increase the input voltage (supply voltage) in steps 4. Note down the corresponding current flowing through the diode voltage across the diode for each and every step of the input voltage. 5. The readings of voltage and current are tabulated 6. Graph is plotted between voltage and current. OBSEVATIONS: S.NO Vr (V) Ir (mA)
RESULT: Forward and Reverse Bias characteristics for a p-n diode is observed
LOAD SIDE:
PROCEDURE: SUPPLY SIDE: 1. Connections are made as per the circuit diagram. 2. The Regulated power supply voltage is increased in steps. 3. For different input voltages (Vi) corresponding output voltages (Vo) are observed and then noted in the tabular form. 4. A graph is plotted between input voltage (Vi) and the output voltage (Vo). LOAD SIDE: 1. Connection are made as per the circuit diagram 2. The load is placed in full load condition and the output voltage (Vo), load current (IL) are measured. 3. The above step is repeated by decreasing the value of the load in steps. 4. All the readings are tabulated and a graph is plotted between load current (IL) and the output voltage (Vo). OBSERVATIONS:SUPPLY SIDE:-
S.NO
Vi (V)
Vo (V)
LOAD SIDE:
RESULT: Regulator characteristics of zener diode are obtained and graphs are plotted for load and supply side.
3. CB CHARACTERSTICS OF A TRANSISTOR
AIM: To observe and draw the input and output characteristics of a transistor connected in common base configuration. APPARATUS: NPN-Transistor, BC107 Regulated Power Supply (0-15V) Voltmeter (0-20V) Ammeters (0-200mA) Resistor, 1K Breadboard Connecting wires THEORY: A transistor is a three terminal active device. The terminals are emitter, base, collector. In CB configuration, the base is common to both input (emitter) and output (collector). For normal operation, the E-B junction is forward biased and C-B junction is reverse biased. In CB configuration, IE is +ve, IC is ve and IB is ve. So, VEB=f1 (VCB,IE) and IC=f2 (VCB,IB) With an increasing the reverse collector voltage, the space-charge width at the output junction increases and the effective base width W decreases. This phenomenon is known as Early effect. Then, there will be less chance for recombination within the base region. With increase of charge gradient with in the base region, the current of minority carriers injected across the emitter junction increases. The current amplification factor of CB configuration is given by, = IC/ IE
CIRCUIT DIAGRAM:
PROCEDURE: INPUT CHARACTERISTICS: 1. Connections are made as per the circuit diagram. 2. For plotting the input characteristics, the output voltage VCE is kept constant at 0V and for different values of VEB note down the values of IE. 3. Repeat the above step keeping VCB at 2V, 4V, and 6V.All the readings are tabulated. 4. A graph is drawn between VEB and IE for constant VCB. OUTPUT CHARACTERISTICS: 1. Connections are made as per the circuit diagram. 2. For plotting the output characteristics, the input IE is kept constant at 10mA and for different values of VCB, note down the values of IC. 3. Repeat the above step for the values of IE at 20 mA, 40 mA, and 60 mA, all the readings are tabulated. 4. A graph is drawn between VCB and IC for constant IE
10
OUTPUT CHARACTERISTICS:
11
OUTPUT CHARACTERISTICS:
RESULT: The input and output characteristics of the transistor are drawn.
12
4. CE CHARACTERSTICS OF A TRANSISTOR
AIM: To draw the input and output characteristics of transistor connected in CE configuration APPARATUS: NPN-Transistor (BC107) Regulated Power Supply (0-15V) Voltmeters (0-20V) Ammeters (0-200A), (0-200mA) Resistors 1K Breadboard Connecting wires THEORY: A transistor is a three terminal device. The terminals are emitter, base, collector. In common emitter configuration, input voltage is applied between base and emitter terminals and output is taken across the collector and emitter terminals. Therefore the emitter terminal is common to both input and output. The input characteristics resemble that of a forward biased diode curve. This is expected since the Base-Emitter junction of the transistor is forward biased. As compared to CB arrangement IB increases less rapidly with VBE. Therefore input resistance of CE circuit is higher than that of CB circuit. The output characteristics are drawn between Ic and VCE at constant IB. the collector current varies with VCE unto few volts only. After this the collector current becomes almost constant, and independent of VCE. The value of VCE up to which the collector current changes with V
CE
above Knee voltage, IC is always constant and is approximately equal to IB. The current amplification factor of CE configuration is given by = IC/IB
13
CIRCUIT DIAGRAM:
PROCEDURE: INPUT CHARECTERSTICS: 1. Connect the circuit as per the circuit diagram. 2. For plotting the input characteristics the output voltage VCE is kept constant at 1V and for different values of VBE. Note down the values of IC 3. Repeat the above step by keeping VCE at 2V and 4V. 4. Tabulate all the readings. 5. plot the graph between VBE and IB for constant VCE OUTPUT CHARACTERSTICS: 1. Connect the circuit as per the circuit diagram 2. for plotting the output characteristics the input current IB is kept constant at 10A and for different values of VCE note down the values of IC 3. repeat the above step by keeping IB at 75 A, 100 A 4. tabulate the all the readings 5. plot the graph between VCE and IC for constant IB
14
S.NO
OUTPUT CHARACTERISTICS:
S.NO
IB = 50 A VCE(V) IC(mA)
IB = 75 A VCE(V) IC(mA)
15
OUTPUT CHARECTERSTICS:
RESULT: The input and output characteristics of a transistor in CE configuration are drawn
16
17
WITH FILTER:
PROCEDURE: 1. Connections are made as per the circuit diagram. 2. Connect the primary side of the transformer to ac mains and the secondary side to the rectifier input. 3. By the multimeter, measure the ac input voltage of the rectifier and, ac and dc voltage at the output of the rectifier. 4. Find the theoretical of dc voltage by using the formula, Vdc=Vm/ Where, Vm=2Vrms, (Vrms=output ac voltage.) The Ripple factor is calculated by using the formula r=ac output voltage/dc output voltage.
18
REGULATION CHARACTERSTICS: 1. Connections are made as per the circuit diagram. 2. By increasing the value of the rheostat, the voltage across the load and current flowing through the load are measured. 3. The reading is tabulated. 4. Draw a graph between load voltage (VL and load current ( IL ) taking VL on X-axis and IL on y-axis 5. From the value of no-load voltages, the % regulation is calculated using the formula, OBSERVATIONS: WITHOUT FILTER: RL Vac Vdc Ripple Factor = Vac/ Vdc % Regulation (VNL-VFL)/VFL *100
WITH FILTER: RL Vac Vdc Ripple Factor = Vac/ Vdc % Regulation (VNL-VFL)/VFL *100
19
RESULT: The Ripple factor and % regulation for the Half-wave Rectifier with and without filters is measured.
20
21
WITH FILTER:
PROCEDURE: 1. Connections are made as per the circuit diagram. 2. Connect the ac mains to the primary side of the transformer and the secondary side to the rectifier. 3. Measure the ac voltage at the input side of the rectifier. 4. Measure both ac and dc voltages at the output side the rectifier. 5. Find the theoretical value of the dc voltage by using the formula Vdc=2Vm/ 6. Connect the filter capacitor across the load resistor and measure the values of Vac and Vdc at the output. 7. The theoretical values of Ripple factors with and without capacitor are calculated. 8. From the values of Vac and Vdc practical values of Ripple factors are calculated. The practical values are compared with theoretical values. OBSERVATIONS: WITHOUT FILTER: RL Vac Vdc Ripple Factor = Vac/ Vdc % Regulation (VNL-VFL)/VFL *100
22
WITH FILTER: RL Vac Vdc Ripple Factor = Vac/ Vdc % Regulation (VNL-VFL)/VFL *100
RESULT: The ripple factor of the Full-wave rectifier (with filter and without filter) is calculated.
23
7. FET CHARACTERISTICS
AIM: To draw the drain and transfer characteristics of a given FET. APPARATUS: JFET (BFW11) Regulated Power Supply (0-15V) Voltmeter (0-20V) Ammeter (0-200mA) Breadboard Connecting wires THEORY: A FET is a three terminal device, having the characteristics of high input impedance and less noise, the Gate to Source junction of the FET s always reverse biased. In response to small applied voltage from drain to source, the n-type bar acts as sample resistor, and the drain current increases linearly with VDS. With increase in ID the ohmic voltage drop between the source and the channel region reverse biases the junction and the conducting position of the channel begins to remain constant. The VDS at this instant is called pinch of voltage. If the gate to source voltage (VGS) is applied in the direction to provide additional reverse bias, the pinch off voltage ill is decreased. In amplifier application, the FET is always used in the region beyond the pinch-off. FDS = IDSS(1-VGS/VP)^2 CIRCUIT DIAGRAM:
24
PROCEDURE: 1. All the connections are made as per the circuit diagram. 2. To plot the drain characteristics, keep VGS constant at 0V. 3. Vary the VDD and observe the values of VDS and ID. 4. Repeat the above steps 2, 3 for different values of VGS at 0.1V and 0.2V. 5. All the readings are tabulated. 6. To plot the transfer characteristics, keep VDS constant at 1V. 7. Vary VGG and observe the values of VGS and ID. 8. Repeat steps 6 and 7 for different values of VDS at 1.5 V and 2V. 9. The readings are tabulated. OBSERVATIONS: DRAIN CHARACTERISTICS:
S.NO
TRANSFER CHARACTERISTICS:
S.NO
25
TRANSFER CHARACTERISTICS:
RESULT: The drain and transfer characteristics of a FET are drawn. Dept. of ECE, MITS
26
8. h-PARAMETERS OF CE CONFIGURATION
AIM: To calculate the h-parameters of a transistor in CE configuration. APPRATUS: Transistor BC 107 Resistors 100 K , 100 Ammeter (0-200A), (0-200mA) Voltmeter (0-20V) - 2Nos Regulated Power Supply (0-30V, 1A) - 2Nos Breadboard THEORY: INPUT CHARACTERISTICS: The two sets of characteristics are necessary to describe the behavior of the CE configuration one for input or base emitter circuit and other for the output or collector emitter circuit. In input characteristics the emitter base junction forward biased by a very small voltage VBB whereas collector base junction reverse biased by a very large voltage V CC. The input characteristics are a plot of input current IB Vs the input voltage VBE for a range of values of output voltage VCE. The following important points can be observed from these characteristics curves. 1. The characteristics resemble that of CE configuration. 2. Input resistance is high as IB increases less rapidly with VBE 3. The input resistance of the transistor is the ratio of change in base emitter voltage VBE to change in base current IB at constant collector emitter voltage ( VCE) i.e... Input resistance or input impedance hie = VBE / IB at VCE constant.
27
OUTPUT CHARACTERISTICS: A set of output characteristics or collector characteristics are a plot of out put current IC VS output voltage VCE for a range of values of input current IB .The following important points can be observed from these characteristics curves:The transistor always operates in the active region. I.e. the collector current IC increases with VCE very slowly. For low values of the VCE the IC increases rapidly with a small increase in VCE .The transistor is said to be working in saturation region. Output resistance is the ratio of change of collector emitter voltage VCE , to change in collector current IC with constant IB. Output resistance or Output impedance hoe = VCE / IC at IB constant. 1. Input Impedance hie = VBE / IB at VCE constant 2. Output impedance hoe = VCE / IC at IB constant 3. Reverse Transfer Voltage Gain hre = VBE / VCE at IB constant 4. Forward Transfer Current Gain hfe = IC / IB at constant VCE CIRCUIT DIAGRAM:
28
PROCEDURE: 1. Connect a transistor in CE configuration circuit for plotting its input and output characteristics. 2. Take a set of readings for the variations in IB with VBE at different fixed values of output voltage VCE. 3. Plot the input characteristics of CE configuration from the above readings. 4. From the graph calculate the input resistance hie and reverse transfer ratio hre by taking the slopes of the curves. 5. Take the family of readings for the variations of IC with VCE at different values of fixed IB. 6. Plot the output characteristics from the above readings. 7. From the graphs calculate hfe and hoe by taking the slope of the curves. TABULAR FORMS: INPUT CHARACTERISTICS: VCE=0V VBE(V) IB(A) VCE=6V VBE(V) IB(A)
S.NO
29
OUTPUT CHARACTERISTICS:
30
OUTPUT CHARACTERISTICS:
31
RESULT: The H-Parameters for a transistor in CE configuration are calculated from the input and output characteristics. 1. Input Impedance hie = 2. Reverse Transfer Voltage Gain hre = 3. Forward Transfer Current Gain hfe = 4. Output conductance hoe =
32
9. TRANSISTOR CE AMPLIFIER
AIM: a. To Measure the voltage gain of a CE amplifier b. To draw the frequency response curve of the CE amplifier APPARATUS: Transistor BC107 Regulated Power Supply (0-15V) Function Generator CRO Resistors - 10K, 1K, 4.7K Variable Resistor 100K Capacitors 22F, 47F Breadboard Connecting Wires THEORY: The CE amplifier provides high gain &wide frequency response. The emitter lead is common to both input & output circuits and is grounded. The emitter-base circuit is forward biased. The collector current is controlled by the base current rather than emitter current. The input signal is applied to base terminal of the transistor and amplifier output is taken across collector terminal. A very small change in base current produces a much larger change in collector current. When +VE half-cycle is fed to the input circuit, it opposes the forward bias of the circuit which causes the collector current to decrease, it decreases the voltage more VE. Thus when input cycle varies through a -VE half-cycle, increases the forward bias of the circuit, which causes the collector current to increases thus the output signal is common emitter amplifier is in out of phase with the input signal.
33
CIRCUIT DIAGRAM:
PROCEDURE: 1. Connect the circuit as shown in circuit diagram 2. Apply the input of 20mV peak-to-peak and 50Hz frequency using function generator. 3. Measure the Output Voltage VO (p-p). 4. Tabulate the readings in the tabular form. 5. The voltage gain can be calculated by using the expression Av= (V0/Vi) 6. For plotting the frequency response the input voltage is kept Constant at 20mV peak-topeak and the frequency is varied from 50Hz to 1MHz Using function generator. 7. All the readings are tabulated and voltage gain in dB is calculated by using the expression Av=20 log10 (V0/Vi) 8. A graph is drawn by taking frequency on x-axis and gain in dB on y-axis on Semi-log graph. The band width of the amplifier is calculated from the graph using the expression, Bandwidth, BW=f2-f1 Where f1 lower cut-off frequency of CE amplifier, and Where f2 upper cut-off frequency of CE amplifier
34
The bandwidth product of the amplifier is calculated using the expression Gain Bandwidth product = (3dB mid-band gain) X (Bandwidth) OBSERVATIONS: FREQUENCY RESPONSE: Output voltage (v0) Gain in dB Av = 20 log10 (v0/vi)
Frequency (Hz)
35
OUTPUT WAVEFORM:
FREQUENCY RESPONSE:
RESULT: The voltage gain and frequency response of the CE amplifier are obtained. Also gain bandwidth product of the amplifier is calculated.
36
9. TRANSISTOR CC AMPLIFIER
AIM: a. To measure the voltage gain of a CC amplifier b. To draw the frequency response of the CC amplifier APPRATUS: Transistor BC107 Regulated Power Supply (0-15V) Function Generator CRO Resistors - 1K, 33K, 2.2K Variable Resistor (0-100) K Capacitors - 22F Breadboard Connecting wires THEORY: In common-collector amplifier the input is given at the base and the output is taken at the emitter. In this amplifier, there is no phase inversion between input and output. The input impedance of the CC amplifier is very high and output impedance is low. The voltage gain is less than unity. Here the collector is at ac ground and the capacitors used must have a negligible reactance at the frequency of operation. This amplifier is used for impedance matching and as a buffer amplifier. This circuit is also known as emitter follower.
37
CIRCUIT DIAGRAM:
PROCEDURE: 1. Connect the circuit as shown in circuit diagram 2. Apply the input of 20mV peak-to-peak and 50Hz frequency using function generator. 3. Measure the Output Voltage VO (p-p). 4. Tabulate the readings in the tabular form. 5. The voltage gain can be calculated by using the expression Av= (V0/Vi) 6. For plotting the frequency response the input voltage is kept Constant at 20mV peak-topeak and the frequency is varied from 50Hz to 1MHz Using function generator. 7. All the readings are tabulated and voltage gain in dB is calculated by using the expression Av=20 log10 (V0/Vi) 8. A graph is drawn by taking frequency on x-axis and gain in dB on y-axis on Semi-log graph. The Bandwidth of the amplifier is calculated from the graph using the expression, Bandwidth BW=f2-f1 Where f1 is lower cut-off frequency of CC amplifier f2 is upper cut-off frequency of CC amplifier Dept. of ECE, MITS
38
The gain Bandwidth product of the amplifier is calculated using the expression, Gain -Bandwidth product = (3dB mid-band gain) X (Bandwidth) OBSERVATIONS: FREQUENCY RESPONSE: Gain in dB Av = 20*log10(Vo/Vi)
Frequency (Hz)
39
OUTPUT WAVEFORM:
FREQUENCY RESPONSE:
RESULT: The voltage gain and frequency response of the CC amplifier are obtained. Also gain Bandwidth product is calculated.
40
41
such as is required in large wireless communications and broadcast transmitters. CIRCUIT DIAGRAM:
PROCEDURE: 1. As per the design specifications, connect the circuit as shown. 2. Set the frequency of I/P signal at 5 KHz and increase the amplitude, till O/P gets distorted. The value of I/P signal is maximum signal handling capacity. 3. Set I/P signal at a constant value, less than the maximum signal handling capacity, vary frequency in the range 50Hz to 1MHz and find O/P voltage for each and every frequency. 4. Calculate voltage gain at each and every frequency. 5. Plot the frequency versus gain and determine fH and fL. 6. Calculate bandwidth fH - fL. 7. Procedure for measuring input impedance: Set the signal generator frequency at 2KHz and measure Vs and Vi. Then Ii = Vs - Vi / RS. I/P impedance = Vi / Ii 8. Procedure for measuring O/P impedance: Open the O/P circuit and measure voltage (V open) across O/P using CRO. After connecting variable resistor at O/P terminals, vary the resistance to make the O/P (V open) become to half of its value. Then
42
MODEL WAVEFORMS:
FREQUENCY PLOT: A graph is plotted between f on X axis and 20*log10 (V0 / VI) on Y-axis on a semilog sheet. It will be as shown in figure. BW = fH f L
RESULT: The frequency response curve for a common source FET Amplifier is plotted and its bandwidth is obtained.
43
When gate is open, no voltage is applied at the gate due to reverse bias of the junction J2 no current flows through R2 and hence SCR is at cutt off. When anode voltage is increased J2 tends to breakdown. When the gate positive, with respect to cathode J3 junction is forward biased and J2 is reverse biased .Electrons from N-type material move across junction J3 towards gate while holes from P-type material moves across junction J3 towards cathode. So gate current starts flowing, anode current increase is in extremely small current Dept. of ECE, MITS
44
junction J2 break down and SCR conducts heavily. When gate is open thee break-over voltage is determined on the minimum forward voltage at which SCR conducts heavily. Now most of the supply voltage appears across the load resistance. The holding current is the maximum anode current gate being open, when break over occurs. CIRCUIT DIAGRAM:
PROCEDURE: 1. Connections are made as per circuit diagram. 2. Keep the gate supply voltage at some constant value 3. Vary the anode to cathode supply voltage and note down the readings of voltmeter and ammeter. Keep the gate voltage at standard value. 4. A graph is drawn between VAK and IAK. OBSERVATIONS: S.No VAK(V) IAK ( A)
45
MODEL GRAPH:
46
Circuit symbol The UJT is biased with a positive voltage between the two bases. This causes a potential drop along the length of the device. When the emitter voltage is driven
47
approximately one diode voltage above the voltage at the point where the P diffusion (emitter) is, current will begin to flow from the emitter into the base region. Because the base region is very lightly doped, the additional current (actually charges in the base region) causes (conductivity modulation) which reduces the resistance of the portion of the base between the emitter junction and the B2 terminal. This reduction in resistance means that the emitter junction is more forward biased, and so even more current is injected. Overall, the effect is a negative resistance at the emitter terminal. This is what makes the UJT useful, especially in simple oscillator circuits. When the emitter voltage reaches Vp, the current starts to increase and the emitter voltage starts to decrease. This is represented by negative slope of the characteristics which is referred to as the negative resistance region, beyond the valley point; R B1 reaches minimum value and this region, VEB proportional to IE. CIRCUIT DIAGRAM:
PROCEDURE: 1. Connection is made as per circuit diagram. 2. Output voltage is fixed at a constant level and by varying input voltage corresponding emitter current values are noted down.
48
3. This procedure is repeated for different values of output voltages. 4. All the readings are tabulated and a graph is plotted between VEE and IE for different values of VBE. MODEL GRAPH:
OBSEVATIONS: VBB=1V S.No VEB(V) IE(mA) VBB=2V VEB(V) IE(mA) VBB=3V VEB(V) IE(mA)
RESULT: The characteristics of UJT are observed and the values of Intrinsic Stand-Off Ratio are calculated.
49
50
CIRCUIT DIAGRAM:
PROCEDURE: 1. Apply input by using function generator to the circuit. 2. Observe the output waveform on CRO. 3. Measure the voltage at a. Output of first stage b. Output of second stage. 4. From the readings calculate voltage gain of first stage, second stage and overall gain of two stages. Disconnect second stage and then measure output voltage of first stage and calculate voltage gain. 5. Compare it with voltage gain obtained when second stage was connected. 6. Note down various values of gain for different frequencies. 7. A graph is plotted between frequency and voltage gain.
51
OBSERVATIONS:
Frequency (Hz)
52
FREQUENCY RESPONSE:
RESULT: Thus voltage gain is calculated and frequency response is observed along with loading affect.
53
AIM: To calculate the frequency of the RC phase shift oscillator & to measure the phase angles at different RC sections. APPARATUS: Transistor BC107 Resistors - 10K, 8K or 10K, 22K, 1.2K, 100K Capacitors - 0.001f, 10F, 1f Regulated power Supply (0-15V) CRO THEORY: RC-Phase shift Oscillator has a CE amplifier followed by three sections of RC phase shift feedback Networks the output of the last stage is return to the input of the amplifier. The values of R and C are chosen such that the phase shift of each RC section is 60.Thus The RC ladder network produces a total phase shift of 180 between its input and output voltage for the given frequencies. Since CE Amplifier produces 180 phases shift the total phase shift from the base of the transistor around the circuit and back to the base will be exactly 360 or 0. This satisfies the Barkhausen condition for sustaining oscillations and total loop gain of this circuit is greater than or equal to 1, this condition used to generate the sinusoidal oscillations. The frequency of oscillations of RC-Phase Shift Oscillator is,
54
CIRCUIT DIAGRAM:
PROCEDURE: 1. Make the connection as per the circuit diagram as shown above. 2. Observe the output signal and note down the output amplitude and time period (Td). 3. Calculate the frequency of oscillations theoretically and verify it practically (f=1/Td). 4. Calculate the phase shift at each RC section by measuring the time shifts (Tp) between the final waveform and the waveform at that section by using the below formula. OBSERVATIONS: THEORITICAL CALCULATIONS: . R = 10K, C = 0.001 f
55
PRACTICAL CALCULATIONS: Td = 1) 2) 3)
56
Electronic Devices & Circuits Lab Manual OUT PUT WAVEFORM: = 1800
RESULT: The frequency of RC phase shift oscillator is calculated and the phase shift at different RC sections is noted.
57
AIM: To calculate the ripple factor of a bridge rectifier, with and without filters. APPARATUS: Breadboard Diodes, 1N4007 Variable Resistor, (0-10) K Capacitor 470F Multimeter Connecting Wires THEORY: The bridge rectifier is also a full-wave rectifier in which four p-n diodes are connected in the form of a bridge fashion. The Bridge rectifier has high efficiency when compared to half-wave rectifier. During every half cycle of the input, only two diodes will be conducting while other two diodes are in reverse bias. CIRCUIT DIAGRAM: WITHOUT FILTER:
58
WITH FILTER:
PROCEDURE: 1. Connections are made as per the circuit diagram. 2. Connect the ac main to the primary side of the transformer and secondary side to the bridge rectifier. 3. Measure the ac voltage at the input of the rectifier using the multi meter. 4. Measure both the ac and dc voltages at the output of the Bridge rectifier. 5. Find the theoretical value of dc voltage by using the formula. OBSERVATIONS: WITHOUT FILTER: RL Vac Vdc Ripple Factor = Vac/ Vdc % Regulation (VNL-VFL)/VFL *100
WITH FILTER: RL Vac Vdc Ripple Factor = Vac/ Vdc % Regulation (VNL-VFL)/VFL *100
59
MODEL WAVEFORM:
RESULT: The Ripple factor of Bridge rectifier is with and without filter calculated.
60
AIM: To measure the voltage gain of current - series feedback amplifier. APPARATUS: NPN Transistor BC107 Breadboard Regulated Power Supply (0-15V) Function Generator CRO Resistors 33k, 3.3k, 330, 1.5k, 2.2k , 4.7k , 1 k Capacitors 10F, 100F THEORY: When any increase in the output signal results into the input in such a way as to cause the decrease in the output signal, the amplifier is said to have negative feedback. The advantages of providing negative feedback are that the transfer gain of the amplifier with feedback can be stabilized against variations in the hybrid parameters of the transistor or the parameters of the other active devices used in the circuit. The most advantage of the negative feedback is that by using this, there is significant improvement in the frequency response and in the linearity of the operation of the amplifier. This disadvantage of the negative feedback is that the voltage gain is decreased. In Current-Series Feedback, the input impedance and the output impedance are increased. Noise and distortions are reduced considerably.
61
CIRCUIT DIAGRAM:
PROCEDURE: 1. Connections are made as per circuit diagram. 2. Keep the input voltage constant at 20mV peak-peak and 1 KHz frequency. For different values of load resistance, note down the output voltage and calculate the gain by using the expression 3. Av = 20*log10 (V0 / Vi ) dB 4. Remove the emitter bypass capacitor and repeat STEP 2.And observe the effect of feedback on the gain of the amplifier. 5. For plotting the frequency the input voltage is kept constant at 20mV peak-peak and the frequency is varied from 100Hz to 1MHz. 6. Note down the value of output voltage for each frequency. All the readings are tabulated and the voltage gain in dB is calculated by using expression Av = 20log (V0 / Vi ) dB
62
7. A graph is drawn by taking frequency on X-axis and gain on Y-axis on semi log graph sheet 8. The Bandwidth of the amplifier is calculated from the graph using the expression Bandwidth B.W = f2 f1. 9. Where f1 is lower cutoff frequency of CE amplifier 10. f 2 is upper cutoff frequency of CE amplifier 11. The gain-bandwidth product of the amplifier is calculated by using the expression Gain-Bandwidth Product = (3dB mid-band gain) X (Bandwidth). OBSERVATIONS: VOLTAGE GAIN: S.NO Output Voltage (Vo) with feedback Output Voltage (Vo) without feedback Gain(dB) with feedback Gain(dB) without feedback
FREQUENCY RESPONSE: S.NO Frequency (Hz) Output Voltage (Vo) Gain A = Vo/Vi Gain in dB 20log10(Vo/Vi)
63
MODEL WAVEFORM:
FREQUENCY RESPONSE:
RESULT: The effect of negative feedback (Current-Series Feedback) on the amplifier is observed. The voltage gain and frequency response of the amplifier are obtained. Also gainbandwidth product of the amplifier is calculated. Dept. of ECE, MITS
64
AIM: To study the effect of voltage series feedback on gain of the Amplifier. APPARATUS: NPN-Transistor BC107 Breadboard Regulated Power Supply (0-15V) Function Generator CRO Resistors 33k, 3.3k, 1.5k, 1k, 2.2k , 4.7k , 330 Capacitors 10F, 100F THEORY: When any increase in the output signal results into the input in such a way as to cause the decrease in the output signal, the amplifier is said to have negative feedback. The advantages of providing negative feedback are that the transfer gain of the amplifier with feedback can be stabilized against variations in the hybrid parameters the transistor or the parameters of the other active devices used in the circuit. The most advantage of the negative feedback is that by using this, there is significant improvement in the frequency response and in the linearity of the operation of the amplifier. This disadvantage of the negative feedback is that the voltage gain is decreased. In VoltageSeries feedback, the input impedance of the amplifier is decreased and the output impedance is increased. Noise and distortions are reduced considerably.
65
CIRCUIT DIAGRAM:
PROCEDURE: 1. Connections are made as per circuit diagram. 2. Keep the input voltage constant at 20mV peak-peak and 1kHz frequency.For different values of load resistance, note down the output voltage and calculate the gain by using the expression Av = 20*log10 (V0 / Vi ) dB 3. Add the emitter bypass capacitor and repeat STEP 2.And observe the effect of Feedback on the gain of the amplifier 4. For plotting the frequency the input voltage is kept constant at 20mV peak-peak and the frequency is varied from 100Hz to 1MHz. 5. Note down the value of output voltage for each frequency. All the readings are tabulated and the voltage gain in dB is calculated by using expression Av = 20log(V0 / Vi ) dB 6. A graph is drawn by taking frequency on X-axis and gain on Y-axis on semi log graph sheet 7. The Bandwidth of the amplifier is calculated from the graph using the expression
66
Bandwidth B.W = f2 f1. Where f1 is lower cutoff frequency of CE amplifier f 2 is upper cutoff frequency of CE amplifier The gain-bandwidth product of the amplifier is calculated by using the expression Gain-Bandwidth Product = (3dB mid-band gain) X (Bandwidth). OBSERVATIONS: VOLTAGE GAIN:
S.NO
FRQUENCY RESPONSE:
S.NO
Frequency (Hz)
Gain A = Vo/Vi
Gain in dB 20*log10(Vo/Vi)
67
MODEL WAVEFORMS:
RESULT: The effect of negative feedback (Voltage - Series Feedback) on the amplifier is observed. The voltage gain and frequency response of the amplifier are obtained. Also gainbandwidth product of the amplifier is calculated.
68