Array Processor performs computations on large array of data. These are two types of Array Processors: Attached Array Processor, and SIMD Array Processor. These are explained as following below.
1. Attached Array Processor :
To improve the performance of the host computer in numerical computational tasks auxiliary processor is attached to it.
Attached array processor has two interfaces:
- Input output interface to a common processor.
- Interface with a local memory.
Here local memory interconnects main memory. Host computer is general purpose computer. Attached processor is back end machine driven by the host computer.
The array processor is connected through an I/O controller to the computer & the computer treats it as an external interface.
Working:
Let us assume that we are executing vast number of instructions, in that case it is not possible to execute all instructions with the help of host computer. Sometimes it may take days of weeks to execute these vast number of introductions. So in order to enhance the speed and performance of the host computer as shown in above diagram.
I/o interface is used to connect and resolve the difference between host and attached process. Attached array processor is normally used to enhance the performance of the host computer . Array processor mean bunch/group of process used together to perform any computation.
2. SIMD array processor :
This is computer with multiple process unit operating in parallel Both types of array processors, manipulate vectors but their internal organization is different.
SIMD is a computer with multiple processing units operating in parallel.
The processing units are synchronized to perform the same operation under the control of a common control unit. Thus providing a single instruction stream, multiple data stream (SIMD) organization. As shown in figure, SIMD contains a set of identical processing elements (PES) each having a local memory M.
Working:
Here array processor is in built into the computer unlike in attached array processor where array processor is attached externally to the host computer. Initially mark control unit decodes the instruction and generate the control signals and passes it into all the processor elements(PE's) or ALU upon receiving the control signals from master control unit, all the processing elements come to throw that operations need to perform. The data perform the operations will be accessed from main memory into the local memory of respective PE's. SIMD array processor is normally used to compute vector data. All PE's execute same instruction simultaneously on different data.
for ex: Ci= Ai + Bi
Here the vector instruction Ci= Ai+ Bi need to be executed is addition operation, the master control unit generate control signal and passes it onto all processing elements and data.
parallelly on same instruction on with different data, that's why it is called as Single instruction multiple data streams(SIMD) array processor.
Each PE includes -
- ALU
- Floating point arithmetic unit
- Working registers
Master control unit controls the operation in the PEs. The function of master control unit is to decode the instruction and determine how the instruction to be executed. If the instruction is scalar or program control instruction then it is directly executed within the master control unit.
Main memory is used for storage of the program while each PE uses operands stored in its local memory.
Similar Reads
Operation of SIMD Array Processor
The SIMD form of parallel processing is called Array processing. Figure shows the array processor. A two-dimensional grid of processing elements transmits an instruction stream from a central control processor. As each instruction is transmitted, all elements execute it simultaneously. Each processi
3 min read
Vector processor classification
Vector processors have rightfully come into prominence when it comes to designing computing architecture by virtue of how they handle large datasets efficiently. A large portion of this efficiency is due to the retrieval from architectural configurations used in the implementation. Vector processors
5 min read
Vector Instruction Format in Vector Processors
INTRODUCTION: Vector instruction format is a type of instruction format used in vector processors, which are specialized types of microprocessors that are designed to perform vector operations efficiently. In a vector processor, a single instruction can operate on multiple data elements in parallel,
7 min read
Types of Memory Interleaving
Memory Interleaving is an abstraction technique which divides memory into a number of modules such that successive words in the address space are placed in the different module. Suppose a 64 MB memory made up of the 4 MB chips as shown in the below: We organize the memory into 4 MB banks, each havin
2 min read
General Purpose Registers
A register is a collection of flip-flops. Single bit digital data is stored using flip-flops. By combining many flip-flops, the storage capacity can be extended to accommodate a huge number of bits. We must utilize an n-bit register with n flip flops if we wish to store an n-bit word.General Purpose
8 min read
MOTOROLA 680X0 and COLDFIRE Processor Families
68000 processor was introduced in 1979. Through 1980's and early 1990's the 68000, 68020, 68030 and 68040 were targeted for personal computer's market and were used for Apple computers. Latest member of 680X0 family is 68060, introduced in mid-1990's. 68060 and the closely related ColdFire family ar
7 min read
Vector Instruction Types
An ordered collection of elements — the length of which is determined by the number of elements—is referred to as a vector operand in computer architecture and programming. A vector contains just one kind of element per element, whether it is an integer, logical value, floating-point number, or char
4 min read
Superscalar Architecture
Prerequisite - Pipelining A more aggressive approach is to equip the processor with multiple processing units to handle several instructions in parallel in each processing stage. With this arrangement, several instructions start execution in the same clock cycle and the process is said to use multip
2 min read
Loop Level Parallelism in Computer Architecture
Since the beginning of multiprocessors, programmers have faced the challenge of how to take advantage of the power of process available. Sometimes parallelism is available but it is present in a form that is too complicated for the programmer to think about. In addition, there exists a large sequent
3 min read
UltraSPARC Architecture
UltraSPARC Architecture belongs to the SPARC (Scalable Processor Architecture) family of processors. This architecture is suitable for wide range of microcomputers and supercomputers. UltraSPARC is example of RISC (Reduced Instruction Set Computer). UltraSPARC architecture: Memory: Memory consists o
2 min read