Carry Skip Adder (5A)

●

●

Young W. Lim 11/13/24

Copyright (c) 2024 – 2013 Young W. Lim.

 Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

https://en.wikipedia.org/wiki/AND_gate https://en.wikipedia.org/wiki/OR_gate https://en.wikipedia.org/wiki/XOR_gate https://en.wikipedia.org/wiki/NAND_gate

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

https::/electronics.stackexchange.com/questions/21251/critical-path-for-carry-skip-adder

Carry Kill, Propagate, Generate conditions (2)

Unless the two FA's are in propagate mode, the transition of Cin does not affect the transition of Cout

Critical path – all FA's in propagate mode

Broken paths for any FA in other mode - kill mode, generate mode

https::/electronics.stackexchange.com/questions/21251/critical-path-for-carry-skip-adder

K, **P**, and **G** conditions in a 2-bit adder (2)

1. Cases when **FA1** is in the **K** mode

2. Cases when **FA1** is in the **P** mode

3. Cases when **FA1** is in the **G** mode

Cases for **Cout = 1**

Cases for **Cout = 0**

FA with P & G

https://en.wikipedia.org/wiki/Carry-skip_adder

Full adder with additional generate and propagate signals.

Ripple Carry Adder

4-bit Full Adder with P and G

https://upload.wikimedia.org/wikiversity/en/1/18/ RCA.Note.H.1.20151215.pdf

$\mathsf{C}_{{}_{0}}$ propagation condition

https://en.wikipedia.org/wiki/Carry-skip_adder

 b_0°

The n-bit Carry Skip Adder consists of

a n-bit **carry-ripple-chain**, a n-input **AND-gate** and one **multiplexer**.

a multiplexer switches either the last carry-bit ${\mathsf c}_{_{\sf n}}$ or the carry-in ${\mathsf c}_{_{\sf 0}}$ to the carry-out signal c_{out}

 $s = p_3 \wedge p_2 \wedge p_1 \wedge p_0 = p_{13:01}$

when $s = 1$, $c_{out} \leftarrow c_0$ otherwise, internally generated carries can be propagated to $c_{out} \leftarrow c_4$

The critical path of a Carry Skip Adder begins at the first full adder, passes through all adders and ends at the sum bit S_{n-1}

Since a single *n-bit* Carry Skip Adder has <u>no</u> real speed benefit compared to a *n-bit* Ripple Carry Adder

 $T_{CSA}(n) = T_{RCA}(n)$

the skip logic consists of a k-input AND gate and one MUX

As the propagate signals are computed in parallel and are early available,

$$
\mathbf{p}_i = \mathbf{a}_i \oplus \mathbf{b}_i
$$

The critical path in a Carry Skip Adder consists of ripple carry path and mux path for ripple carry (T_{SK2})

 T_{CSK} skip logic delay in the critical path

 FA \leftarrow \rightarrow FA \leftarrow \rightarrow FA \leftarrow \rightarrow FA a_3 b_3 a_2 b_2 a_1 _{b₁} a_0 ₀ p_3 s_3 p_2 s_2 p_1 s₁ p_0 s₀ C_{in} C_{out} 0 1 \mathbf{c}_4 $\overline{\mathsf{c}}_3$ \mathbf{c} \mathbf{c} $\mathsf{c}_{\scriptscriptstyle{0}}^{\scriptscriptstyle{-}}$ $\overline{c}^{\,}_{0}$ $\mathsf{p}^\text{\tiny T}_0$ $\overline{\mathsf{p}}_1^2$ p_2^3 p_3 $s = p_3 p_2 p_1 p_0$

the critical path for the skip logic in a Carry Skip Adder

consists of the delay imposed by the multiplexer (conditional skip)

2 input multiplexer $\overline{\mathsf{c}}_4$ $\mathsf{c}_{\scriptscriptstyle{0}}^{\scriptscriptstyle{0}}$ \mathbf{C}_{out} s D_D

Block carry skip adders are composed of a number of carry skip adders

There are two types of block carry skip adders

The two operands $A = (a_{n-1}, a_{n-2}, \ldots a_1, a_0)$ and $B = (b_{n-1}, b_{n-2}, \ldots b_1, b_0)$ are split in k blocks of $(m_k, m_{k-1}, \ldots m_2, m_1)$ bits

- Why are block carry skip adders used
- Should the block size be constant or variable?
- Fixed block size vs. variable block size

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Fixed-size Block Carry Skip Adder

Carry Skip Adders are chained to reduce the overall critical path, (Block Carry Skip Adders)

Fixed size block Carry Skip Adders (FCSA) split the *n* bits of the input bits Into blocks of *k* bits each, resulting in R *= n / k* blocks.

Fixed-size block CSA (FCSA)

Www.cs.tufts.edu

4-bit Full Adder with P and G

https://upload.wikimedia.org/wikiversity/en/1/18/ RCA.Note.H.1.20151215.pdf

Fixed-size block CSA (FCSA)

The critical path consists of

- the ripple path and the skip element of the first block $T_{CRA}(k) + T_{CSK}$
- the skip paths that are enclosed between the first and the last block $(R-2)T_{CSK}$
- finally the ripple path of the last block $T_{CRA}(k)$

```
T_{FCSA}(n) = T_{CRA}(k) + T_{CSK} + (R-2)T_{CSK} + T_{CRA}(k)= k 2D + 2D + (R-2)2D + k2D
= k2D + 2D + (R-1)2D - 2D + k2D= k2D + (R-1)2D + k2D= 2k2D + (R-1)2D= (2k+R)2D=(2k+n/k)2D
```

$$
= k 2D + 3D + (R-1)2D + (k+2)2D
$$

= 3D + k2D + R2D - 2D + k2D + 4D
= (2k+R)2D + 5D

k bits R groups **n = R·k**

Optimal block size k

$$
T_{FCSA}(n) = T_{CRA}(k) + T_{CSK} + (R-2)T_{CSK} + T_{CRA}(k)
$$

= (2k+R)2D
= (2k+n/k)2D

$$
\left(2k + \frac{n}{k}\right)2D
$$

The optimal block size k for a given adder width n

$$
dT_{FCSA}(n) / dk = 0
$$

$$
\frac{dT_{FCSA}(n)}{dk} = 0
$$

$$
(2-n(1/k2)) = 0
$$

2 = n/k²
k² = n / 2
k = $\sqrt{n/2}$
k = $\sqrt{n/2}$

5.6 = $\sqrt{64/2}$ n = 64bits → k = 6 $4 = \sqrt{32/2}$ n = 32bits \rightarrow k = 4

Examples of Optimal Block Sizes

 $T_{FCSA,opt}(n) = \left(2k + \frac{n}{k}\right)$ \overline{k} ²

 $T_{FCSA}(32) = (2k+32/k)2D$ $T_{FCSA}(64) = (2k+64/k)2D$

https://en.wikipedia.org/wiki/Carry-skip_adder

2 *D* $T_{FCSA,opt}(n) = \left(2k + \frac{n}{k}\right)$ $\frac{n}{k}$ ²D

Fixed-size block CSA (FCSA)

Asymptotic Analysis

 $T_{FCSA}(n) = (2k+n/k)2D$

The optimal block size k for a given adder width n $k = \sqrt{n/2}$

$$
T_{FCSA, opt}(n) = (2\sqrt{n/2} + n/\sqrt{n/2})2D
$$

= $(\sqrt{2n} + \sqrt{n^2}/(n/2)) 2D$
= $(\sqrt{2n} + \sqrt{2n})2D$
= $(2\sqrt{2n})2D$

$$
T_{FCSA,opt}(n) = \left(2\sqrt{n/2} + \frac{n}{\sqrt{n/2}}\right)2D
$$

= $(2\sqrt{2n})2D$ when $k_{opt} = \sqrt{\frac{n}{2}}$

$$
T_{CRA}(n) = 2D \cdot n
$$

 $T_{FCSA,opt}(n) = 2D (2sqrt(2n))$

If an arbitrary block generated a carry by itself, the carry will always propagate to the next block

however, if the second block generates a carry itself, or kill the carry, then that is the end of the critical path

https::/electronics.stackexchange.com/questions/21251/critical-path-for-carry-skip-adder

If the second block propagates the carry, then we see the advantage of the CSA architecture

https::/electronics.stackexchange.com/questions/21251/critical-path-for-carry-skip-adder

Critical Carry Path (1)

 $T_s < 3T_p$

For longest carry path, if any block generates a carry, that carry will propagate through the remaining 3 FA's of that block

and then through the carry skip gates to the final block,

since all FA's are in the propagate mode, skip path is taken \rightarrow no ripple delay

Critical Carry Path (2)

 $T_s < 3T_p$

Critical Carry Path (3)

 $T_s < 3T_p$

Cases for the Least Significant Block

cannot be a critical path since all FA's are propagate mode, skip path is taken \rightarrow no ripple delay

More Fast Adders, Ivor Page, University of Texas at Dallas

Ts < 3T^p

Critical Carry Path (4)

The longest delay path from c_1 to c_{n-1}

begins with a carry generated in FA0 in the least significant block 0, propagates through FA3 in block 0, then through the skip element (MUX can be replaced with OR gate), then through carry skip units of (R-2) blocks, and then through fa0, fa1, fa2 in the most significant block (R-1), to the c_{n-1} signal

Fixed-size block CSA (FCSA)

The longest delay path from c_1 to c_{n-1}

 $(k-1)T_{p} + T_{m} + (n/k-2)T_{s} + (k-1)T_{p}$

 T_p is the time to propagate a carry through one stage of the full adder (from c_i to c_{i+1})

 T_s is the delay through one carry-skip stage

The longest delay path from c_1 to c_{n-1}

 $(k-1)T_{p} + T_{m} + (n/k-2)T_{s} + (k-1)T_{p}$

Carry Skip Adder is faster than RCA at the expense of a few relatively simple modifications.

The delay is still linearly dependent on the size of the adder N, however this linear dependence is reduced by a factor of *1/k*

 $T_{fixed-skip-}$ _{*add}* = $(b - 1)T_p + D + (k/b - 2)T_s + (b - 1)T_p$ </sub>

More Fast Adders, Ivor Page, University of Texas at Dallas

The original formula in the literature

Fixed-size block CSA (FCSA)

k bits R groups **n = R·k**

1. k ← **n** : **total number of bits 2. b** ← **k** : **block** size in bits

 T_p is the time to propagate a carry through one stage of the adder (from c_i to c_{i+1}), and

 T_s is the delay through one carry-skip stage

Recall that $T_p = 2D$ in the standard ripple-carry adder based on two half-adders.

The delay T_s = 2D since there is an AND gate and an OR gate In series in the carry-skip unit.

 $(k-1)T_{p} + T_{m} + (n/k-2)T_{s} + (k-1)T_{p}$ $=$ (k-1)2D + D + (n/k-2)2D + (k-1) 2D $= 2kD - 2D + D + 2Dn/k - 4D + 2kD - 2D$ $= 4kD + 2Dn/k - 7D$

```
T_{fixed-skin-add} = 4Dk + 2nD/k - 7D
```
More Fast Adders, Ivor Page, University of Texas at Dallas

Fixed-size block CSA

 $1. k \leftarrow n$: **total number of bits 2. b** ← **k** : **block** size in bits

The optimum block size, b^{opt} , is found by differentiating the right-hand side with respect to b and equating the result to zero.

```
T_{fixed-skip-add} = 4Dk + 2nD/k - 7D
```
d Tf ixed−skip−add / d k = d (4Dk + 2nD/k -7D) / d k $= 4D - 2nD/k^2 = 0$

> $4D = 2nD/k^2$ $k^2 = n/2$

 $k^{\text{opt}} = \sqrt{n/2}$

1. k ← **n** : **total number of bits 2. b** ← **k** : **block** size in bits

The corresponding adder delay is:

Topt
fixed-skip-add $=4Dk^{opt}+2nD/k^{opt}$ – 7D $= 4D\sqrt{n/2} + 2nD/\sqrt{n/2} - 7D$ $= (4D\sqrt{n})/\sqrt{2} + 2\sqrt{2}nD/\sqrt{n}$) – 7D $= (4/\sqrt{2}D\sqrt{n} + 2\sqrt{2}D\sqrt{n})$ -7D $= (4/\sqrt{2} + 2\sqrt{2})$ D \sqrt{n} – 7D $= 5.66 D \sqrt{n} - 7D$

$$
k^{\text{opt}} = \sqrt{n/2}
$$

Fixed-size block CSA (FCSA)

For example, in $a_n = 32$ bit adder, $k^{\text{opt}} = \sqrt{32/2} = \sqrt{16} = 4$ and

the delay is approximately 25D. $5.66 \sqrt{32} - 7 = 25.0$

Compare this value with the delay of a ripple-carry system, 64D.

More Fast Adders, Ivor Page, University of Texas at Dallas

 $1. k \leftarrow n$: **total number of bits 2. b** ← **k** : **block** size in bits

In a n = 64 bit adder, $k^{opt} = \sqrt{n/2} = \sqrt{32} = 5.657$.

If we use $k = 4$, the delay is 41D. $4Dk + 2nD/k - 7D = 16D + 2*64/4 D - 7D = (16+32-7)D = 41D$

If $k = 8$ the delay is again 41D. 4Dk + 2nD/k − 7D = 32D + 2*64/8 D – 7D = (32+16-7)D = 41D

An in-between solution is possible with $k = 6$. 4Dk + 2nD/k − 7D = 24D + 2*60/6 D – 7D = (24+20-7)D = 37D

Then there are 10 blocks of 6 and 1 block of 4 $64 = 6*10 + 4$ (at the most significant end).

The corresponding delay is 35D. \rightarrow (33D)

The 64 bit ripple-carry adder has delay 128D.

More Fast Adders, Ivor Page, University of Texas at Dallas

(5A)

 $(k-1)T_{p} + T_{m} + (n/k-2)T_{s} + (k-1)T_{p}$ $= (6-1)2D + D + (10-2)2D + (4-1)2D$ $= (10 + 1 + 16 + 6)D$ $= 33D$ $(6-1)2D \rightarrow (4-1)2D : -4D$ $37D - 4D = 33D$

> $1. k \leftarrow n$: **total number of bits** $2. b \leftarrow k :$ block size in bits

k bits R groups **n = R·k**

A carry signal centering a certain block can be propagated past the block without waiting for the signal to propagate through the 4 individual stages of the block

If all n/4 blocks propagate, a carry entering the least significant stage will pass to the most significant carry-out in time n/4 times the delay through the carry-skip unit

Variable size Block Carry Skip Adder (1)

The performance can be improved, ie. all carries propagated quickly by varying the block sizes

Accordingly the initial blocks of the adder are made smaller so as to quickly detect carry generates that must be propagated the furthers,

the middle blocks are made larger because they are not the problem case,

and then the most significant blocks are again made smaller so that the late arriving carry inputs can be processed quickly

https::/electronics.stackexchange.com/questions/21251/critical-path-for-carry-skip-adder

Variable size Block Carry Skip Adder (2-1)

In the next development there are R carry-skip blocks with sizes k_{R-1} , \cdots , k_1 , k_0 (n = k_{R-1} + \cdots + k_1 + k_0) going from left to right.

Fixed-size block CSA

Variable size Block Carry Skip Adder (2-1)

Variable size Block Carry Skip Adder (2-2)

Consider the equation for the worst case delay from stage $\overline{0}$ to stage $\overline{n-1}$, corresponding to path 1

 $T_{\text{var-carry-skip}} = T_{\text{path 1}}$

 $=(k_{R-1}-1)T_{p}+(R-2)T_{s}+D+(k_{0}-1)T_{p}$ last block middle blocks OR first block

$n = k_{P-1} + \cdots + k_1 + k_0$

Variable size Block Carry Skip Adder (2-2)

• then through $(k_{R-1} - 1)$ stages of the left-most (last) block.

1. k ← n : total number of bits 2. b ← k : block size in bits

Variable size Block Carry Skip Adder (3-1)

Consider a carry being generated at the stage k_0 , the right-most stage of block 1,

and following path 2 to the left-most stage n-1 of the adder. It's delay would be:

 $T_{\text{path 2}} = (k_{R-1} - 1)T_{p} + (R - 3)T_{s} + D + (k_{1} - 1)T_{p}$ last block middle blocks OR first block

(FCSA)

Fixed-size block CSA

G3 G2 G1 G0 S P S P S P S P S P k³ k² k¹ k⁰ **Path 2 from bit** k_0 **to bit n-1** *k³ bits k² bits k¹ bits k⁰ bits* **n-1 k⁰**

Variable size Block Carry Skip Adder (3-1)

Path 1 has R blocks and R-2 middle blocks Path 2 has R-1 blocks and R-3 middle blocks

 $T_{\text{path 1}} = (k_{R-1} - 1)T_{p} + (R - 2)T_{s} + D + (k_{0} - 1)T_{p}$ $T_{\text{path }2} = (k_{R-1} - 1)T_{p} + (R - 3)T_{s} + D + (k_{1} - 1)T_{p}$

If $T_s = T_p$ then block G1 with the size of k_1 bits can be 1 bit larger than block G0 with the size of k_0 bits without making this delay path worse than path 1.

 $T_s + (k_0 - k_1) T_p = (1 + (k_0 - k_1))T_p = 0$

 $k_1 = k_0 + 1$

More Fast Adders, Ivor Page, University of Texas at Dallas

k bits R groups **n = R·k**

 $1. k \leftarrow n$: **total number of bits 2. b** ← **k** : **block** size in bits

Variable size Block Carry Skip Adder (3-2)

Similarly, if $k_2 = k_1 + 1$, the worst case delay from stage $(k_0 + k_1)$ to stage $(n - 1)$ will be no larger than the delay for path 1.

Blocks to the right of the center of the adder may therefore have sizes that form a simple incremental sequence.

Carry Skip Adder 51 51 Young W. Lim **(5A)**

Variable size Block Carry Skip Adder (3-3)

Now consider a carry being generated in stage 0 and used (absorbed) in the left-most stage of the penultimate block of the adder, stage $n - k_{R-1} - 1$.

The delay of path 3

 $T_{\text{path 3}} = (k_{R-2} - 1)T_{p} + (R - 3)T_{s} + D + (k_{0} - 1)T_{p}$

Carry Skip Adder 52 Young W. Lim **(5A)**

Variable size Block Carry Skip Adder (4-1)

Compare this with the delay for path 1, the longest carry-propagation path.

Again, if $T_p = T_s$, block size b_{t-2} can be one larger than block size b_{t-1} without making this delay path worse than path 1.

Blocks to the left of the center of the adder may also have sizes that form a simple incremental sequence.

This analysis suggests an organ-pipe structure for the block sizes, b, $b + 1$, \cdots , $(b+t)/2-1$, $(b+t)/2-1$, \cdots , $b + 1$, b

k bits R groups **n = R·k**

 $1. k \leftarrow n$: **total number of bits 2. b** ← **k** : **block** size in bits

Variable size Block Carry Skip Adder (4-1)

We examine the effects of such a structure with an example.

Consider a 28 bit adder with carry-skip block sizes 2,3,4,5,5,4,3,2.

The following tables show the worst case delay paths for a carry generated in stage 0 and absorbed in stage i, and for a carry generated in stage j and absorbed in stage 27.

 $i =$ 4 8 13 18 22 25 27

 $j = 0$ 2 5 9 14 19 23

7D 11D 15D 17D 17D 17D 17D

17D 17D 17D 17D 15D 11D 7D

Fixed-size block CSA (FCSA)

1. $\mathbf{k} \in \mathbf{n}$: total number of bits

2. b ← **k** : **block** size in bits

More Fast Adders, Ivor Page, University of Texas at Dallas

Delay from stage 0 to stage i

Delay from stage j to stage 27

Variable size Block Carry Skip Adder (5-1)

The worst case delays are from carries generated in stage zero of the adder and absorbed anywhere in the left-hand half, and from carries generated anywhere in the right-hand half and absorbed in stage 27.

These eight delays of 17D are made equal by making the block sizes vary in the organ-pipe fashion described above.

More Fast Adders, Ivor Page, University of Texas at Dallas

 $1. k \leftarrow n$: **total number of bits 2. b** ← **k** : **block** size in bits

Variable size Block Carry Skip Adder (5-2)

The total number of bits in the t blocks is then:

 $2[b + (b + 1) + \cdots + (b + t/2 - 1)] = t(b + t/4 - 1/2)$

which gives: $b = k/t - t/4 + 1/2$

The worst-case delay through the adder with variable block sizes is then:

 $T_{\text{var-skio-add}} = (b-1)T_{p} + (t-2)T_{s} + D + (b-1)T_{p}$ = last block middle blocks OR gate first block $=$ 4hD + 2tD $-$ 7D

 $1. k \leftarrow n$: **total number of bits 2. b** ← **k** : **block** size in bits

Variable size Block Carry Skip Adder (6-1)

The optimal number of blocks is calculated as follows: $dT_{\text{var-skip-}=\text{add}}$ /dt = $-4kD/t^2 + D = 0$

t^{opt} = 2 $\sqrt{\mathsf{k}}$

opt

 $T_{var-skip-}$ add^{opt} = 4D \sqrt{k} – 5D which is approximately $\sqrt{2}$ smaller than with fixed block size.

More Fast Adders, Ivor Page, University of Texas at Dallas

1. k ← **n** : **total number of bits 2. b** ← **k** : **block** size in bits

Variable size Block Carry Skip Adder (6-2)

Example:

Continuing with our 32 bit adder example of the previous section,

 $T^{\text{opt}} = 2 \sqrt{32} = 11.3$

If we choose t = 10, then $b = 32/t - t/4 + 1/2 = 1.2$.

Say we choose $b = 1$.

More Fast Adders, Ivor Page, University of Texas at Dallas

1. k ← **n** : **total number of bits 2. b** ← **k** : **block** size in bits

Variable size Block Carry Skip Adder (6-3)

The block sizes are then 1,2,3,4,5,5,4,3,2,1, which only covers 30 bits. Its delay is 17D.

The adder with block sizes $1,1,2,3,4,5,5,4,3,2,1,1$ has delay $1 \times 2D + D + 10 \times 2D + 1 \times 2D = 25D$.

The adder with block sizes 2,2,3,4,5,5,4,3,2,2 has delay $1 \times 2D + D + 8 \times 2D + 1 \times 2D = 21D$.

The adder with block sizes 1,4,5,6,6,5,4,1 also has delay 21D.

 $1. k \leftarrow n$: **total number of bits 2. b** ← **k** : **block** size in bits

Variable size Block Carry Skip Adder (7-1)

Notice here that the worst case delay corresponds to a delay path from the right-most stage of the right block of 6 to the left-most stage of the left block of 6.

As we discovered in the analysis, there is a balance between the largest (or smallest) block size and the number of blocks.

Compare these results with 35D obtained with fixed block sizes and 128D obtained with a ripple-carry adder.

Our analysis gives optimal delay of 17.6D, but we were only able to achieve 21D.

k bits R groups **n = R·k**

 $1. k \leftarrow n$: **total number of bits 2.** $h \leftarrow k$: **block** size in bits

Variable size Block Carry Skip Adder (7-2)

For a 64 bit adder, the best sequence of block sizes appears to be: 2,4,5,6,7,8,8,7,6,5,4,2

and it has delay 29D which is close to the optimum of 27D for this type of adder.

Compare with 35D for the fixed block size adder and 128D for the ripple-carry adder.

 $1. k \leftarrow n$: **total number of bits 2. b** ← **k** : **block** size in bits

Variable size Block Carry Skip Adder (7-3)

Further developments are possible with the carry-skip idea if more than one level of skip units is employed. We shall not study these developments.

The text has an example of a 30 bit adder with two levels of carry-skip units and a delay of 17D according to my calculations, which is no better than the single layer scheme for a 30 bit adder developed above.

More Fast Adders, Ivor Page, University of Texas at Dallas

 $1. k \leftarrow n$: **total number of bits 2. b** ← **k** : **block** size in bits

References

- [1] en.wikipedia.org
[2] Parhami, "Compu
- Parhami, "Computer Arithmetic Algorithms and Hardware Designs"