Carry Skip Adder (5A)

Young W. Lim 11/14/24 Copyright (c) 2024 – 2013 Young W. Lim.


Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

https://en.wikipedia.org/wiki/AND_gate https://en.wikipedia.org/wiki/OR_gate https://en.wikipedia.org/wiki/XOR_gate https://en.wikipedia.org/wiki/NAND_gate

Please send corrections (or suggestions) to youngwlim@hotmail.com.


This document was produced by using OpenOffice and Octave.

Х	Y		
0	0	K	Kill (= <mark>PG</mark>)
0	1	Р	Propagate
1	0	Р	Propagate
1	1	G	Generate




https::/electronics.stackexchange.com/questions/21251/critical-path-for-carry-skip-adder

Carry Kill, Propagate, Generate conditions (2)



Х	Y		
0	0	K	Kill (= <mark>PG</mark>)
0	1	P	Propagate
1	0	P	Propagate
1	1	G	Generate



Unless the two FA's are in propagate mode, the transition of Cin does <u>not</u> affect the transition of Cout


Critical path – all FA's in propagate mode

Broken paths for any FA in other mode - kill mode, generate mode


https::/electronics.stackexchange.com/questions/21251/critical-path-for-carry-skip-adder

K, P, and G conditions in a 2-bit adder (2)


Х	Y		
0	0	K	Kill (= <mark>PG</mark>)
0	1	Р	Propagate
1	0	Р	Propagate
1	1	G	Generate




1. Cases when **FA1** is in the **K** mode




2. Cases when **FA1** is in the **P** mode




3. Cases when **FA1** is in the **G** mode




Cases for C_{out} = 1




Cases for $C_{out} = 0$



FA with P & G







https://en.wikipedia.org/wiki/Carry-skip_adder

Full adder with additional generate and propagate signals.

Ripple Carry Adder




4-bit Full Adder with P and G




https://upload.wikimedia.org/wikiversity/en/1/18/ RCA.Note.H.1.20151215.pdf

C₀ propagation condition



Carry Skip Adder



The n-bit Carry Skip Adder consists of


a n-bit **carry-ripple-chain**, a n-input **AND-gate** and one **multiplexer**.


a multiplexer switches either the last carry-bit c_n or the carry-in c_0 to the carry-out signal c_{out}

 $\mathbf{s} = \mathbf{p}_3 \wedge \mathbf{p}_2 \wedge \mathbf{p}_1 \wedge \mathbf{p}_0 = \mathbf{p}_{[3:0]}$

when s = 1, $c_{out} \leftarrow c_0$ otherwise, internally generated carries can be propagated to $c_{out} \leftarrow c_4$

Carry Skip Adder






The critical path of a Carry Skip Adder begins at the first full adder, passes through all adders and ends at the sum bit s_{n-1}


Since a <u>single *n-bit*</u> Carry Skip Adder has <u>no</u> real speed <u>benefit</u> compared to a *n-bit* Ripple Carry Adder

 $T_{CSA}(n) = T_{RCA}(n)$



Carry Skip Adder

the <u>skip logic</u> consists of a k-input AND gate and one MUX




Carry Skip Adder

As the propagate signals are computed <u>in parallel</u> and are early available,

$$\mathbf{p}_i = \mathbf{a}_i \oplus \mathbf{b}_i$$

The <u>critical path</u> in a Carry Skip Adder consists of <u>ripple carry path</u> and <u>mux path</u> for ripple carry (T_{SK2})

T_{CSK} skip logic delay in the critical path



 $a_0 b_0$ $a_3 b_3$ a, b, $a_1 b_1$ **C**₁ C_{in} FA FA FA FA C_{out} S₂ $\mathbf{p}_2 \mathbf{s}_2$ $\mathbf{p}_1 \mathbf{S}_1$ $\mathbf{p}_0 \mathbf{s}_0$ $s = p_3 p_2 p_1 p_0$

the critical path for the skip logic in a Carry Skip Adder

consists of the delay imposed by the <u>multiplexer</u> (conditional skip)

Block carry skip adders are composed of a number of carry skip adders

There are two types of block carry skip adders

The two operands $A = (a_{n-1}, a_{n-2}, \dots a_1, a_0)$ and $B = (b_{n-1}, b_{n-2}, \dots b_1, b_0)$ are split in k blocks of $(m_k, m_{k-1}, \dots m_2, m_1)$ bits

- Why are block carry skip adders used
- Should the block size be constant or variable?
- Fixed block size vs. variable block size


Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers


Fixed-size Block Carry Skip Adder

Carry Skip Adders are <u>chained</u> to reduce the <u>overall</u> critical path, (Block Carry Skip Adders)

<u>Fixed size block Carry Skip Adders</u> (FCSA) split the *n* bits of the input bits Into blocks of *k* bits each, resulting in R = n / k blocks.









Www.cs.tufts.edu

the critical path			Y		
		0	0	Κ	Kill (= <mark>PG</mark>)
		0	1	Р	Propagate
the longest carry path must be		1	0	Р	Propagate
 generate in the first block 		1	1	G	Generate
 terminated in the last block 					
 <u>propagated</u> in the blocks between 	the first and the last				
• propagated in the blocks between					
					R groups
Fixed-size k					k bits
	(FCSA)				n = R·k
the last block	(R-2) blocks			tho	first block
the last block	(11-2) 010003			uie	III ST DIUCK
carry terminated in				carr	y generated in
the last FA				the	first FA
0 + C + FA	$A \xrightarrow{C_1} FA \xrightarrow{C_2} FA \xrightarrow{C_2} FA \xrightarrow{C_2} FA \xrightarrow{C_1} FA \xrightarrow{C_2} FA \xrightarrow{C_1} FA \xrightarrow{C_2} FA \xrightarrow{C_1} FA \xrightarrow{C_2} FA $			$FA \stackrel{C_3}{\leftarrow} F_7$	$\begin{array}{c c} & & & \\ & & & & \\ & & & \\ & & & & \\ & & & \\ & & & & \\ & & & & \\ & & & \\ & & & & \\ & & & \\ & & & & \\ & & & \\ & & & & \\ & & & \\$



4-bit Full Adder with P and G



https://upload.wikimedia.org/wikiversity/en/1/18/ RCA.Note.H.1.20151215.pdf

Fixed-size block CSA (FCSA)

The critical path consists of

- the <u>ripple path</u> and the <u>skip element</u> of the first block $T_{CRA}(k) + T_{CSK}$
- the skip paths that are enclosed between the first and the last block (R-2)T_{CSK}
- finally the <u>ripple path</u> of the last block $T_{CRA}(k)$

```
T_{FCSA}(n) = T_{CRA}(k) + T_{CSK} + (R-2)T_{CSK} + T_{CRA}(k)
= k 2D + 2D + (R-2)2D + k2D
= k2D + 2D + (R-1)2D - 2D + k2D
= k2D + (R-1)2D + k2D
= 2k2D + (R-1)2D
= (2k+R)2D
= (2k+R)2D
```

R groups k bits **n = R·k**

Optimal block size k

$$T_{FCSA}(n) = T_{CRA}(k) + T_{CSK} + (R-2)T_{CSK} + T_{CRA}(k)$$

= (2k+R)2D
= (2k+n/k)2D $(2k + \frac{n}{k})^{2D}$

The optimal block size k for a given adder width n

$$dT_{FCSA}(n) / dk = 0 \qquad \qquad \frac{dT_{FCSA}(n)}{dk} = 0$$


$$(2-n(1/k^2)) = 0$$

 $2 = n/k^2$
 $k^2 = n/2$
 $k = \sqrt{n/2}$
 $k^2 = \frac{n}{2}$
 $k_{opt} = \sqrt{\frac{n}{2}}$

 $5.6 = \sqrt{64/2}$ $n = 64bits \rightarrow k = 6$ $4 = \sqrt{32/2}$ $n = 32bits \rightarrow k = 4$

https://en.wikipedia.org/wiki/Carry-skip_adder


Fixed-size block CSA (FCSA)



Examples of Optimal Block Sizes

 $T_{FCSA,opt}(n) = \left(2k + \frac{n}{k}\right) 2D$

 $T_{FCSA}(32) = (2k+32/k)2D$




 $T_{FCSA,opt}(n) = \left(2k + \frac{n}{k}\right) 2D$


 $T_{FCSA}(64) = (2k+64/k)2D$

 \rightarrow k = 6

(2k+<mark>64</mark>/k)



Fixed-size block CSA (FCSA)



Asymptotic Analysis

 $T_{FCSA}(n) = (2k+n/k)2D$


The optimal block size k for a given adder width n $k = \sqrt{n/2}$


$$T_{FCSA, opt}(n) = (2\sqrt{n/2} + n/\sqrt{n/2})2D$$


= $(\sqrt{2n} + \sqrt{n^2}/(n/2)) 2D$
= $(\sqrt{2n} + \sqrt{2n})2D$
= $(2\sqrt{2n})2D$

$$T_{FCSA,opt}(n) = \left(2\sqrt{n/2} + \frac{n}{\sqrt{n/2}}\right) 2D$$
$$= (2\sqrt{2n}) 2D \qquad \text{when } k_{opt} = \sqrt{\frac{n}{2}}$$










https://en.wikipedia.org/wiki/Carry-skip_adder

Carry Skip Adder (5A)

Carry Skip Adder

If an arbitrary block <u>generated</u> a carry by itself, the carry will always <u>propagate</u> to the next block


however, if the second block <u>generates</u> a carry itself, or <u>kill</u> the carry, then that is the <u>end</u> of the critical path



https::/electronics.stackexchange.com/questions/21251/critical-path-for-carry-skip-adder

Carry Skip Adder

If the second block <u>propagates</u> the carry, then we see the advantage of the CSA architecture




https::/electronics.stackexchange.com/questions/21251/critical-path-for-carry-skip-adder


Critical Carry Path (1)

 $T_s < 3T_p$

For longest carry path, if any block <u>generates</u> a carry, that carry will <u>propagate</u> through the remaining 3 FA's of that block




and then through the carry skip gates to the final block,



since all FA's are in the propagate mode, skip path is taken \rightarrow no ripple delay


More Fast Adders, Ivor Page, University of Texas at Dallas

Critical Carry Path (2)



Critical Carry Path (3)

 $T_s < 3T_p$




Cases for the Least Significant Block

cannot be a critical path since all FA's are propagate mode, <u>skip path</u> is taken \rightarrow no ripple delay

More Fast Adders, Ivor Page, University of Texas at Dallas

 $T_s < 3T_p$

Critical Carry Path (4)





Carry Skip Adder

The longest delay path from C_1 to C_{n-1}

begins with a carry generated in FA0 in the least significant block 0, propagates through FA3 in block 0, then through the skip element (MUX can be replaced with OR gate), then through carry skip units of (R-2) blocks, and then through fa0, fa1, fa2 in the most significant block (R-1), to the c_{n-1} signal

Fixed-size block CSA (FCSA)






More Fast Adders, Ivor Page, University of Texas at Dallas


The longest delay path from C_1 to C_{n-1}

 $(k-1)T_p + T_m + (n/k-2)T_s + (k-1)T_p$

 T_p is the time to propagate a carry through one stage of the full adder (from C_i to C_{i+1})

 $T_{\mbox{\scriptsize s}}$ is the delay through one carry-skip stage





The longest delay path from C_1 to C_{n-1}

 $(k-1)T_p + T_m + (n/k-2)T_s + (k-1)T_p$

Carry Skip Adder is faster than RCA at the expense of a few relatively simple modifications.

The delay is still linearly dependent on the size of the adder N, however this linear dependence is reduced by a factor of 1/k

 $T_{fixed-skip-add} = (b - 1)T_p + D + (k/b - 2)T_s + (b - 1)T_p$

More Fast Adders, Ivor Page, University of Texas at Dallas

The original formula in the literature

Fixed-size block CSA (FCSA)

R groups k bits **n = R·k**

 T_p is the time to propagate a carry through one stage of the adder (from c_i to c_{i+1}), and

T_s is the delay through one carry-skip stage

Recall that $T_p = 2D$ in the standard ripple-carry adder based on two half-adders.

The delay $T_s = 2D$ since there is an AND gate and an OR gate In series in the carry-skip unit.

 $\begin{array}{l} (k-1)T_p + T_m + (n/k-2)T_s + (k-1) T_p \\ = (k-1)2D + D + (n/k-2)2D + (k-1) 2D \\ = 2kD - 2D + D + 2Dn/k - 4D + 2kD - 2D \\ = 4kD + 2Dn/k - 7D \end{array}$

```
T_{\text{fixed-skip-add}} = 4Dk + 2nD/k - 7D
```

More Fast Adders, Ivor Page, University of Texas at Dallas

(FCSA)	
R groups k bits	
n = R·k	

Fixed-size block CSA

The optimum block size, b^{opt}, is found by differentiating the right-hand side with respect to b and equating the result to zero.


```
T_{\text{fixed-skip-add}} = 4Dk + 2nD/k - 7D
```

 $d T_{fixed-skip-add} / d k = d (4Dk + 2nD/k - 7D) / d k$ = 4D - 2nD/k² = 0

> $4D = 2nD/k^2$ $k^2 = n/2$


 $k^{opt} = \sqrt{n/2}$





The corresponding adder delay is:

 $T^{opt}_{fixed-skip-add} = 4Dk^{opt} + 2nD/k^{opt} - 7D$ = $4D\sqrt{n/2} + 2nD/\sqrt{n/2} - 7D$ = $(4D\sqrt{n})/\sqrt{2} + 2\sqrt{2}nD/\sqrt{n}) - 7D$ = $(4/\sqrt{2}D\sqrt{n} + 2\sqrt{2}D\sqrt{n}) - 7D$ = $(4/\sqrt{2} + 2\sqrt{2}) D\sqrt{n} - 7D$ = $5.66 D \sqrt{n} - 7D$



Fixed-size block CSA (FCSA)

R groups k bits **n = R·k**

For example, in a n = 32 bit adder, $k^{opt} = \sqrt{32/2} = \sqrt{16} = 4$ and

the delay is approximately 25D. 5.66 $\sqrt{32} - 7 = 25.0$

Compare this value with the delay of a ripple-carry system, 64D.

More Fast Adders, Ivor Page, University of Texas at Dallas

In a n = 64 bit adder, $k^{opt} = \sqrt{n/2} = \sqrt{32} = 5.657$.

If we use k = 4, the delay is 41D. 4Dk + 2nD/k - 7D = 16D + 2*64/4 D - 7D = (16+32-7)D = 41D

If k = 8 the delay is again 41D. 4Dk + 2nD/k - 7D = 32D + 2*64/8 D - 7D = (32+16-7)D = 41D

An in-between solution is possible with k = 6. 4Dk + 2nD/k - 7D = 24D + 2*60/6 D - 7D = (24+20-7)D = 37D

Then there are 10 blocks of 6 and 1 block of 4 64 = 6*10 + 4(at the most significant end).

The corresponding delay is 35D. \rightarrow (33D)


The 64 bit ripple-carry adder has delay 128D.

More Fast Adders, Ivor Page, University of Texas at Dallas


```
(k-1)T_{p} + T_{m} + (n/k-2)T_{s} + (k-1) T_{p}
= (6-1)2D + D + (10-2)2D + (4-1) 2D
= (10 + 1 + 16 + 6)D
= 33D
(6-1)2D \rightarrow (4-1)2D : -4D
37D - 4D = 33D
1. k ~ n : total number of bits
```



R groups k bits **n = R·k** A carry signal centering a certain block can be propagated past the block <u>without waiting</u> for the signal to propagate through the 4 individual stages of the block



If all n/4 blocks propagate, a carry entering the least significant stage will pass to the most significant carry-out in time n/4 times the delay through the carry-skip unit



Variable size Block Carry Skip Adder (1)

The performance can be improved, ie. all carries propagated quickly by <u>varying</u> the <u>block sizes</u>

Accordingly the initial blocks of the adder are made <u>smaller</u> so as to <u>quickly detect</u> carry generates that must be <u>propagated</u> the furthers,


the middle blocks are made <u>larger</u> because they are not the problem case,


and then the most significant blocks are again made smaller so that the <u>late arriving</u> carry inputs can be processed quickly


https::/electronics.stackexchange.com/questions/21251/critical-path-for-carry-skip-adder

Variable size Block Carry Skip Adder (2-1)


In the next development there are R carry-skip blocks with sizes k_{R-1} , \cdots , k_1 , k_0 ($n = k_{R-1} + \cdots + k_1 + k_0$) going from left to right.







Variable size Block Carry Skip Adder (2-1)



Variable size Block Carry Skip Adder (2-2)

Consider the equation for the worst case delay from stage 0 to stage n-1, corresponding to path 1


 $T_{var-carry-skip} = T_{path 1}$


$$= (k_{R-1} - 1)T_p + (R - 2)T_s + D + (k_0 - 1)T_p$$

last block middle blocks OR first block

$\mathbf{n} = \mathbf{k}_{\mathsf{R}^{-1}} + \cdots + \mathbf{k}_1 + \mathbf{k}_0$







Variable size Block Carry Skip Adder (2-2)

$= (k_{R-1} - 1)T_p + (R - 2)T_s + D + (k_0 - 1)T_p$	
last block middle blocks OR first block	R groups k bits
 a carry being generated by stage 0 in block G0 propagating through the (k₀ −1) remaining stages of block G0, 	n = R·k

• then through $(k_{R-1} - 1)$ stages of the left-most (last) block.

1.	k	←	n	;	total number of bits
2.	b	←	k	:	block size in bits

Fixed-size block CSA


Variable size Block Carry Skip Adder (3-1)


Consider a carry being generated at the stage k_0 , the right-most stage of block 1,

and following path 2 to the left-most stage n-1 of the adder. It's delay would be:

 $T_{\text{path 2}} = (k_{\text{R-1}} - 1)T_{\text{p}} + (\text{R} - 3)T_{\text{s}} + \text{D} + (k_{1} - 1)T_{\text{p}}$ last block middle blocks OR first block







Variable size Block Carry Skip Adder (3-1)

Path 1 has R blocks and R-2 middle blocks Path 2 has R-1 blocks and R-3 middle blocks

 $T_{path 1} = (k_{R-1} - 1)T_p + (R - 2)T_s + D + (k_0 - 1)T_p$ $T_{path 2} = (k_{R-1} - 1)T_p + (R - 3)T_s + D + (k_1 - 1)T_p$

$T_{path 1} = T_{path 2}$	$T_s + (k_0 - k_1) T_p = 0$
$T_s = T_p$	$1 + (k_0 - k_1) = 0$

If $T_s = T_p$ then block G1 with the size of k_1 bits can be 1 bit larger than block G0 with the size of k_0 bits without making this delay path worse than path 1.

 $T_s + (k_0 - k_1) T_p = (1 + (k_0 - k_1))T_p = 0$

 $k_1 = k_0 + 1$


More Fast Adders, Ivor Page, University of Texas at Dallas




Variable size Block Carry Skip Adder (3-2)

Similarly, if $k_2 = k_1 + 1$, the worst case delay from stage $(k_0 + k_1)$ to stage (n - 1)will be no larger than the delay for path 1.

Blocks to the right of the center of the adder may therefore have sizes that form a simple incremental sequence.





Carry Skip Adder (5A)


Variable size Block Carry Skip Adder (3-3)


Now consider a carry being generated in stage 0 and used (absorbed) in the left-most stage of the penultimate (last but one; second last) block of the adder, stage $n - k_{R-1} - 1$.

The delay of path 3

 $T_{path 3} = (k_{R-2} - 1)T_p + (R - 3)T_s + D + (k_0 - 1)T_p$







Variable size Block Carry Skip Adder (4-1)

Compare this with the delay for path 1, the longest carry-propagation path.

 $T_{path 1} = (k_{R-1} - 1)T_p + (R - 2)T_s + D + (k_0 - 1)T_p$ $T_{path 3} = (k_{R-2} - 1)T_p + (R - 3)T_s + D + (k_0 - 1)T_p$

 $T_{path 1} = T_{path 3} \qquad (k_{R-1} - k_{R-2}) T_p + T_s = 0$ $T_s = T_p \qquad (k_{R-1} - k_{R-2}) + 1 = 0$

Again, if $T_p = T_s$, block size b_{t-2} can be one larger than block size b_{t-1} without making this delay path worse than path 1.


Blocks to the left of the center of the adder may also have sizes that form a simple incremental sequence.

This analysis suggests an organ-pipe structure for the block sizes,

b, b + 1, $\cdot \cdot \cdot$, (b+t)/2- 1, (b+t)/2 - 1, $\cdot \cdot \cdot$, b + 1, b

More Fast Adders, Ivor Page, University of Texas at Dallas

1. $\mathbf{k} \leftarrow \mathbf{n}$: total number of bits **2.** $\mathbf{b} \leftarrow \mathbf{k}$: block size in bits



Variable size Block Carry Skip Adder (4-1)

We examine the effects of such a structure with an example.


Consider a 28 bit adder with carry-skip block sizes 2,3,4,5,5,4,3,2.

The following tables show the worst case delay paths for a carry generated in stage 0 and absorbed in stage i, and for a carry generated in stage j and absorbed in stage 27.

Delay fr	rom stage	e 0 to stage	ei				
i =	4	8	13	18	22	25	27
	7D	11D	15D	17D	17D	17D	17D
Delay fr	rom stage	e j to stage	27				
j =	0	2	5	9	14	19	23
	17D	17D	17D	17D	15D	11D	7D

More Fast Adders, Ivor Page, University of Texas at Dallas

Fixed-size block CSA (FCSA)



1. $k \leftarrow n$: total number of bits

2. b \leftarrow **k** : block size in bits

Variable size Block Carry Skip Adder (5-1)

The worst case delays are from carries generated in stage zero of the adder and absorbed anywhere in the left-hand half, and from carries generated anywhere in the right-hand half and absorbed in stage 27.

These eight delays of 17D are made equal by making the block sizes vary in the organ-pipe fashion described above.

Fixed-size b (FCSA)	olock CSA
R groups k bits	
n = R·	k

More Fast Adders, Ivor Page, University of Texas at Dallas

Variable size Block Carry Skip Adder (5-2)

The total number of bits in the t blocks is then:


 $2[b + (b + 1) + \cdots + (b + t/2 - 1)] = t(b + t/4 - 1/2)$

which gives: b = k/t - t/4 + 1/2

The worst-case delay through the adder with variable block sizes is then:

 $T_{var-skip-add} = (b - 1)T_p + (t - 2)T_s + D + (b - 1)T_p$ = last block middle blocks OR gate first block = 4bD + 2tD - 7D





1. $k \leftarrow n$: total number of bits **2.** $b \leftarrow k$: block size in bits

Variable size Block Carry Skip Adder (6-1)


The optimal number of blocks is calculated as follows: $dT_{var-skip-add} / dt = -4kD/t^2 + D = 0$

 $t^{opt} = 2 \sqrt{k}$

opt

 $T_{var-skip-add}^{opt} = 4D \sqrt{k} - 5D$ which is approximately $\sqrt{2}$ smaller than with fixed block size.





1. $k \leftarrow n$: total number of bits **2.** $b \leftarrow k$: block size in bits

Variable size Block Carry Skip Adder (6-2)

Example:

Continuing with our 32 bit adder example of the previous section,

 $T^{opt} = 2 \sqrt{32} = 11.3$

If we choose t = 10, then b = 32/t - t/4 + 1/2 = 1.2.

Say we choose b = 1.





More Fast Adders, Ivor Page, University of Texas at Dallas

Variable size Block Carry Skip Adder (6-3)


The block sizes are then 1,2,3,4,5,5,4,3,2,1, which only covers 30 bits. Its delay is 17D.

The adder with block sizes 1,1,2,3,4,5,5,4,3,2,1,1 has delay $1 \times 2D + D + 10 \times 2D + 1 \times 2D = 25D$.

The adder with block sizes 2,2,3,4,5,5,4,3,2,2 has delay $1 \times 2D + D + 8 \times 2D + 1 \times 2D = 21D$.

The adder with block sizes 1,4,5,6,6,5,4,1 also has delay 21D.

Fixed-size	block	CSA
(FCSA)		



1. $k \leftarrow n$: total number of bits **2.** $b \leftarrow k$: block size in bits

Variable size Block Carry Skip Adder (7-1)

Notice here that the worst case delay corresponds to a delay path from the right-most stage of the right block of 6 to the left-most stage of the left block of 6.

As we discovered in the analysis, there is a balance between the largest (or smallest) block size and the number of blocks.

Compare these results with 35D obtained with fixed block sizes and 128D obtained with a ripple-carry adder.

Our analysis gives optimal delay of 17.6D, but we were only able to achieve 21D.

(FCSA)	
R groups k bits	
K DILS	

 $n = R \cdot k$

Fixed-size block CSA

1. $k \leftarrow n$: total number of bits **2.** $b \leftarrow k$: block size in bits

Carry Skip Adder

(5A)

Variable size Block Carry Skip Adder (7-2)

For a 64 bit adder, the best sequence of block sizes appears to be: 2,4,5,6,7,8,8,7,6,5,4,2

and it has delay 29D which is close to the optimum of 27D for this type of adder.

Compare with 35D for the fixed block size adder and 128D for the ripple-carry adder.

Fixed-size	block	CSA
(FCSA)		




1. $k \leftarrow n$: total number of bits **2.** $b \leftarrow k$: block size in bits

Variable size Block Carry Skip Adder (7-3)

Further developments are possible with the carry-skip idea if more than one level of skip units is employed. We shall not study these developments.

The text has an example of a 30 bit adder with two levels of carry-skip units and a delay of 17D according to my calculations, which is no better than the single layer scheme for a 30 bit adder developed above.



More Fast Adders, Ivor Page, University of Texas at Dallas

References

- [1] en.wikipedia.org
- [2] Parhami, "Computer Arithmetic Algorithms and Hardware Designs"