

MAX78000 User Guide

UG7456; Rev 1; 3/2024

Abstract: This user guide provides application developers information on how to use the memory and peripherals of the MAX78000 microcontroller. Detailed information for all registers and fields in the device are covered. Guidance is given for managing all the peripherals, clocks, power and startup for the device family.

Analog Devices, Inc. Page 1 of 420



MAX78000 User Guide

Table of Contents

MAX78000	User Guide	2
1. Intro	duction	24
1.1 Re	elated Documentation	24
1.2 De	ocument Conventions	24
1.2.1	Number Notations	24
1.2.2	Register and Field Access Definitions	
1.2.3	Register Lists	25
1.2.4	Register Detail Tables	
2. Over	view	26
2.1 BI	lock Diagram	27
3. Mem	nory, Register Mapping, and Access	28
3.1 M	lemory, Register Mapping, and Access Overview	28
3.2 St	andard Memory Regions	33
3.2.1	Code Space	33
3.2.2	Internal Cache Memory	33
3.2.3	Information Block Flash Memory	
3.2.4	SRAM Space	
3.2.5	Peripheral Space	
3.2.6	AES Key and Working Space Memory	
3.2.7	System Area (Private Peripheral Bus)	
	•	
3.3.1	Arm Core AHB Interfaces	
3.3.2	AHB SlavesAHB Slave Base Address Map	
3.3.3 <i>3.4 Pe</i>	eripheral Register Maperipheral Register Map	
	•	
3.4.1	- p	
3.5 Er	rror Correction Coding (ECC) Module	
3.5.1	SRAM	
3.5.2	Limitations	
4. Syste	em, Power, Clocks, Reset	39
4.1 O	scillator Sources	39
4.1.1	100MHz Internal Primary Oscillator (IPO)	39
4.1.2	60MHz Internal Secondary Oscillator (ISO)	39
4.1.3	8kHz-30kHz Internal Nano-Ring Oscillator (INRO)	
4.1.4	7.3728MHz Internal Baud Rate Oscillator (IBRO)	
4.1.5	32.768kHz External Real-Time Clock Oscillator (ERTCO)	
4.2 Sy	stem Oscillator (SYS_OSC)	
4.2.1	System Oscillator Selection	
4.2.2	System Clock (SYS_CLK)	
4.3 0	perating Modes	43



4.3.1	ACTIVE Mode	
4.3.2	Low-Power Modes	
4.4 W	ake-Up Sources for Each Operating Mode	55
4.5 De	evice Resets	55
4.5.1	Peripheral Reset	56
4.5.2	Soft Reset	56
4.5.3	System Reset	57
4.5.4	Power-On Reset	57
4.6 U	nified Internal Cache Controllers	57
4.6.1	Enabling the Internal Cache Controllers	57
4.6.2	Disabling the ICC	57
4.6.3	Invalidating the ICC Cache and Tag RAM	57
4.6.4	Flushing the ICC	57
4.6.5	Internal Cache Control Registers (ICC)	58
4.6.6	ICCO Register Details	
4.7 RA	4M Memory Management	59
4.7.1	On-Chip Cache Management	59
4.7.2	RAM Zeroization	
4.8 M	iscellaneous Control Registers (MCR)	
4.8.1	Miscellaneous Control Register Details	60
	ngle Inductor Multiple Output Power Supply (SIMO)	
4.9.1	Power Supply Monitor	
4.9.2	Single Inductor Multiple Output Registers (SIMO)	
4.9.3	Single Inductor Multiple Output (SIMO) Registers Details	
4.10	Low-Power General Control Registers (LPGCR)	
4.10.1		69
4.11	Power Sequencer Registers (PWRSEQ)	70
4.11.1	1 Power Sequencer Register Details	71
4.12	Trim System Initialization Registers (TRIMSIR)	
4.12.1	TRIM System Initialization Register Details	78
4.13	Global Control Registers (GCR)	
	- , ,	
4.13.1		80
4.14	System Initialization Registers (SIR)	
4.14.1	,	
4.15	Function Control Registers (FCR)	97
4.15.1	1 Function Control Register Details	97
4.16	General Control Function Registers (GCFR)	
4.16.1		
	rupts and Exceptions	
	·	
	M4 Interrupt and Exception Features	
	M4 Interrupt Vector Table	
5.3 R	V32 Interrupt Vector Table	104
6. Gene	eral-Purpose I/O and Alternate Function Pins (GPIO)	106
6.1 In	stances	107
6.2 Cd	onfiguration	107



	6.2	.1	Power-On-Reset Configuration	
	6.2	.2	Serial Wire Debug Configuration	
	6.2	.3	Pin Function Configuration	
	6.2	.4	Input Mode Configuration	
	6.2		Output Mode Configuration	
6.	3	Refer	ence Tables	109
6.	4	Usag	e	110
	6.4	1	Reset State	110
	6.4		Input Mode Configuration	
	6.4		Output Mode Configuration	
	6.4		Alternate Function Configuration	
6.	-		guring GPIO (External) Interrupts	
	6.5	.1	GPIO Interrupt Handling	112
	6.5		Using GPIO for Wake Up from Low-Power Modes	
6.			ters	
	6.6	_	Register Details	
7			ntroller (FLC)	
7.			· ,	
7.	1	Insta	nces	122
7.	2	Usag	e	122
	7.2	.1	Clock Configuration	122
	7.2	.2	Lock Protection	
	7.2		Flash Write Width	
	7.2	.4	Flash Write	
	7.2	.5	Page Erase	123
	7.2	.6	Mass Erase	124
7.	3	Regis	ters	124
	7.3	.1	Register Details	125
8.			Access Port (DAP)	
		•	nces	
8.	2	Acces	ss Control	130
	8.2	.1	Factory Disabled DAP	130
	8.2		Software Accessible DAP	
8.	3	Pin C	onfiguration	130
9.	Ser	maph	ores	131
9.	1	Insta	nces	131
9.	2	Multi	processor Communications	131
	9.2	1	Reset	131
	9.2		CM4 Semaphore Interrupt Generation	
	9.2		RV32 Semaphore Interrupt Generation	
9.			ters	
		_		
10	9.3		Register Details	
10.			dard DMA (DMA)	
10	0.1	In	stances	137
1	0.2	DI	MA Channel Operation (DMA_CH)	137



10.2.1 Channel Arbitration and DMA Bursts 10.2.2 Source and Destination Addressing	
10.2.2 Source and Destination Addressing	
10.2.4 Data Movement from DMA to Destination	
10.2.4 Bata Wovement from DWA to Destination	
10.4 Count-To-Zero (CTZ) Condition	
10.5 Chaining Buffers	141
10.6 DMA Interrupts	143
10.7 Channel Timeout Detect	143
10.8 Memory-to-Memory DMA	144
10.9 Registers	144
10.9.1 Register Details	144
10.10 DMA Channel Registers	145
10.10.1 Channel Register Details	145
11. Analog to Digital Converter (ADC) and Comparators (LPCMP)	151
11.1 Features	151
11.2 Instances	151
11.3 Architecture	152
11.4 Clock Configuration	153
11.5 Power-Up Sequence	153
11.6 Conversion	154
11.6.1 Data Conversion Output Alignment	154
11.6.2 Data Conversion Value Equations	
11.7 Reference Scaling and Input Scaling	155
11.7.1 AINO – AIN7 Scale Limitations	156
11.7.2 Scale Limitations for All Other Input Channels	
11.8 Data Limits and Out of Range Interrupts	
11.9 Power-Down Sequence	
11.10 Comparator Operation	158
11.10.1 Comparator 0 Usage	
11.10.2 Low-Power Comparators 1, 2, and 3 Usage	
11.10.3 Using Comparator 0 as a Wake-Up Source	
11.10.4 Using Low-Power Comparators 1, 2, and 3 as a Wake-Up Source 11.11 ADC Registers	
11.11.1 ADC Register Details	
11.12 Low-Power Comparator Registers	
11.12.1 Low-Power Comparator Register Details	165
12. Universal Asynchronous Receiver/Transmitter (UART)	
12.1 Instances	167
12.2 DMA	167
12.3 UART Frame	168
12.4 FIFOs	168



12.4.1	and the contract of the contra	
12.4.2		
12.4.3		
12.5	Interrupt Events	169
12.5.1	L Frame Error	169
12.5.2	Parity Error	171
12.5.3	CTS Signal Change	171
12.5.4	4 Overrun	171
12.5.5	Receive FIFO Threshold	171
12.5.6	5 Transmit FIFO Half-Empty	171
12.6	LPUART Wakeup Events	171
12.6.1	Receive FIFO Threshold	171
12.6.2	Receive FIFO Full	171
12.6.3	Receive Not Empty	172
12.7	Inactive State	172
12.8	Receive Sampling	172
12.9	Baud Rate Generation	172
12.9.1		
12.9.1		
12.9.2		
12.9.4		
12.5.4	Hardware Flow Control	
_		
12.10		
12.10	FF control of the con	
12.11	Registers	
12.11	.1 Register Details	178
13. Se	erial Peripheral Interface (SPI)	185
13.1	Instances	186
13.2	Format	187
13.2.1		
13.2.2		
13.3	Pin Configuration	189
13.3.1		
13.3.2	.	
13.3.3	.	
13.3.4	G G G G G G G G G G G G G G G G G G G	
13.3.5	•	
13.4	Clock Configuration	190
13.4.1	L Serial Clock	190
13.4.2	Peripheral Clock	190
13.4.3	Master Mode Serial Clock Generation	191
13.4.4	Clock Phase and Polarity Control	191
13.4.5		
13.4.6	Interrupts and Wakeups	192
13.5	Registers	193
13.5.1	Register Details	194
14. I ² (C Master/Slave Serial Communications Peripheral (I ² C)	204



14.1	I ² C Master/Slave Features	204
14.2	Instances	204
14.3	<i>I</i> ² C Overview	204
14.3	.1 I ² C Bus Terminology	204
14.3	3,	
14.3	·	
14.3		
14.3	•	
14.3		
14.4	Configuration and Usage	
14.4	.1 SCL and SDA Bus Drivers	206
14.4	.2 SCL Clock Configurations	207
14.4	.3 SCL Clock Generation for Standard, Fast and Fast-Plus Modes	207
14.4	.4 SCL Clock Generation for Hs-Mode	208
14.4	.5 Master Mode Addressing	208
14.4	and the same of th	
14.4	.7 Slave Mode Operation	212
14.4		
14.4		
14.4		
14.4		
14.4	.	
14.4		
14.4		
14.5	Registers	
14.5	-0	
15. I	nter-IC Interface (I ² S)	237
15.1	Instances	237
15.1	.1 I ² S Bus Lines and Definitions	237
15.2	Details	
15.3	Master and Slave Mode Configuration	239
15.4	Clocking	
	.1 BCLK Generation for Master Mode	
15.4		_
15.5	Data Formatting	
15.5	.1 Sample Size	241
15.5	•	
15.5	•	
15.5		
15.5		
15.6	Transmit and Receive FIFOs	
15.6	.1 FIFO Data Width	244
15.6	.2 Transmit FIFO	244
15.6	.3 Receive FIFO	244
15.6	.4 FIFO Word Control	244
15.6	0	
15.6	.6 Typical Audio Configurations	246
15.7	Interrupt Events	247



15.7.1 Receive FIFO Overrun	
15.7.2 Receive FIFO Threshold	
15.7.3 Transmit FIFO Half-Empty	
15.7.4 Transmit FIFO One Entry Remaining	
15.8 Direct Memory Access	
15.9 Block Operation	248
15.10 Registers	248
15.10.1 Register Details	249
16. Camera Interface (CAMERAIF)	254
16.1 Instances	254
16.2 Capture Modes	255
16.2.1 Single Image Capture	255
16.2.2 Continuous Capture	255
16.3 Timing Modes	255
16.3.1 Horizontal and Vertical Synchronization Timing Mode	255
16.3.2 Data Stream Timing Mode	
16.4 Data Width	
16.4.1 8-Bit Width	255
16.4.2 10 and 12-bit Width	256
16.5 Data FIFO	257
16.6 Usage	257
16.6.1 DMA	257
16.6.2 Interrupts	258
16.7 Camera Registers	258
16.7.1 Parallel Camera Register Details	258
17. 1-Wire Master (OWM)	263
17.1 1-Wire Master Features	263
17.2 1-Wire Pins and Configuration	264
17.2.1 1-Wire I/O (OWM IO)	264
17.2.2 Pullup Enable (OWM PE)	
17.2.3 Clock Configuration	
17.3 1-Wire Protocol	
17.3.1 Networking Layers	264
17.3.2 Read ROM Command	
17.3.3 Skip ROM and Overdrive Skip ROM Commands	
17.3.4 Match ROM and Overdrive Match ROM Commands	
17.3.5 Search ROM Command	
17.3.6 Search ROM Accelerator Operation	
17.3.7 Resume Communication Command	271
17.4 1-Wire Operation	272
17.4.1 Resetting the OWM	272
17.5 1-Wire Data Reads	
17.5.1 Reading a Single Bit Value from the 1-Wire Bus	272
17.5.2 Reading an 8-Bit Value from the 1-Wire Bus	
17.6 Registers	



	ster Details	
18. Real-Time	e Clock (RTC)	278
18.1 Overviev	w	278
18.2 Instance	es	279
18.3 Register	r Access Control	279
18.3.1 RTC	SEC and RTC_SSEC Read Access Control	279
	- Write Access Control	
18.4 RTC Alai	rm Functions	280
18.4.1 Time-	e-of-Day Alarm	280
18.4.2 Sub-S	Second Alarm	280
18.4.3 RTC I	Interrupt and Wakeup Configuration	281
•	re Wave Output	
18.5 RTC Cali	ibration	282
18.6 Register	rs	284
18.6.1 Regis	ster Details	284
19. Timers (TN	MR/LPTMR)	289
19.1 Instance	es	290
19.2 Basic Tir	mer Operation	290
19.3 32-Bit Si	ingle / 32-Bit Cascade / Dual 16-Bit	291
19.4 Timer Cl	· lock Sources	291
19.5 Timer Pi	in Functionality	292
19.6 Wake-U	Jp Events	294
19.7 Operatir	ing Modes	295
19.7.1 One-	-Shot Mode (0)	299
	inuous Mode (1)	
19.7.3 Coun	nter Mode (2)	303
	л Mode (3)	
	ure Mode (4)	
-	pare Mode (5)	
	d Mode (6)	
	ure/Compare Mode (7)	314
	Edge Capture Mode (8)	
	nactive Gated Mode (14)	
_		
	ster Details	
•	•	
•	peration	
	ot Mode (0)	
	Shot Mode Timer Period	
	Shot Mode Configuration	
	ous Mode (1)	
	inuous Mode Timer Period	
	inuous Mode Configuration	
20.3.3 Comr	Date Mode (5)	3/9



20.4	Registers	330
20.4	-0	
21. \	Watchdog Timer (WDT)	333
21.1	Instances	334
21.2	Usage	334
21.2		
21.2		
21.3	WDT Feed Sequence	
21.4	WDT Events	336
21.4	1	
21.4	· 1	
21.4 21.4		
21.5	Initializing the WDT	
21.6	Resets	339
21.7	Registers	339
21.7		
	Pulse Train Engine (PT)	
22.1	Instances	344
22.2	Features	344
22.3	Engine	344
22.3	3.1 Pulse Train Output Modes	344
22.4	Enabling and Disabling a Pulse Train Output	
22.5	Atomic Pulse Train Output Enable and Disable	346
22.5		
22.5		
22.6	Halt and Disable	
22.7	Interrupts	
22.8	Registers	347
22.8		
23. (Cyclic Redundancy Check (CRC)	
23.1	Instances	355
23.2	Usage	355
23.3	Polynomial Generation	356
23.4	Calculations Using Software	356
23.5	Calculations Using DMA	357
23.6	Registers	358
23.6	-0	
24. <i>A</i>	Advanced Encryption Standard (AES)	361
24.1	Instances	361
24.2	Encryption of 128-Bit Blocks of Data Using FIFO	361



24.3 Encryption of 128-Bit Blocks Using DMA	362
24.4 Encryption of Blocks Less Than 128-Bits	363
24.5 Decryption	363
24.6 Interrupt Events	363
24.6.1 Data Output FIFO Overrun	
24.6.2 Key Zero	
24.6.3 Key Change	
24.6.4 Calculation Done	
24.7 Registers	364
24.7.1 Register Details	
25. TRNG Engine	367
25.1 Registers	367
25.1.1 Register Details	367
26. Bootloader	369
26.1 Instances	369
26.2 Bootloader Operating States	370
26.2.1 UNLOCKED	370
26.2.2 LOCKED	370
26.2.3 PERMLOCKED	
26.2.4 CHALLENGE (Secure Bootloader Only)	
26.2.5 APPVERIFY (Secure Bootloader only)	
26.3 Creating the Motorola SREC File	
26.4 Bootloader Activation	
26.5 Bootloader	373
26.6 Secure Bootloader	374
26.6.1 Secure Boot	374
26.6.2 Secure Challenge/Response Authentication	
26.7 Command Protocol	375
26.8 General Commands	376
26.8.1 General Command Details	
26.9 Secure Commands	380
26.9.1 Secure Command Details	
26.10 Challenge/Response Commands	
26.10.1 Challenge/Response Command Details	
27. Convolutional Neural Network (CNN)	
27.1 Overview	383
27.2 Instances	387
27.2.1 Block Diagram	
27.3 Memory Configuration	
27.3.1 CNNx16_n TRAM Details	
27.3.2 CNNx16_n MRAM Details	
27.4 CNN Global Registers (CNN)	
27.4.1 Global CNN Register Details	393



27	7.5	CNNx16 Processor Array (CNNx16_n) Registers	397
	27.5.1	CNNx16_n Instances and Base Offset Addresses	397
	27.5.2	CNN Per x16 Processor Register Details	398
28.	Re	vision History	420



List of Figures

Figure 2-1: MAX78000 Block Diagram	
Figure 3-1: CM4 Code Memory Mapping	29
Figure 3-2: RISC-V IBUS Code Memory Mapping	30
Figure 3-3: CM4 Peripheral and Data Memory Mapping	31
Figure 3-4: RV32 Peripheral and Data Memory Mapping	
Figure 3-5: Unique Serial Number Format	33
Figure 4-1: MAX78000 Clock Block Diagram	
Figure 4-2: SLEEP Mode Clock Control	44
Figure 4-3: LPM Clock and State Retention Diagram	46
Figure 4-4: UPM Clock and State Retention Block Diagram	48
Figure 4-5: STANDBY Mode Clock and State Retention Block Diagram	50
Figure 4-6: BACKUP Mode Clock and State Retention Block Diagram	52
Figure 4-7: PDM Clock and State Retention Block Diagram	54
Figure 10-1: DMA Block-Chaining Flowchart	142
Figure 11-1: Analog to Digital Converter Block Diagram	152
Figure 11-2: ADC Limit Engine	157
Figure 12-1: UART Block Diagram	167
Figure 12-2: UART Frame Structure	168
Figure 12-3: UART Interrupt Functional Diagram	169
Figure 12-4: Oversampling Example	172
Figure 12-5: UART Baud Rate Generation	
Figure 12-6: LPUART Timing Generation	173
Figure 12-7: Hardware Flow Control Physical Connection	
Figure 12-8: Hardware Flow Control Signaling for Transmitting to an External Receiver	176
Figure 13-1: SPI Block Diagram	186
Figure 13-2: 4-Wire SPI Connection Diagram	
Figure 13-3: Generic 3-Wire SPI Master to Slave Connection	
Figure 13-4: Dual Mode SPI Connection Diagram	
Figure 13-5: SCK Clock Rate Control	191
Figure 13-6: SPI Clock Polarity	192
Figure 14-1: I ² C Write Data Transfer	
Figure 14-2: I ² C SCL Timing for Standard, Fast and Fast-Plus Modes	207
Figure 15-1: I ² S Master Mode, Full Duplex Connection	238
Figure 15-2: I ² S Slave Mode	239
Figure 15-3: Audio Interface I ² S Signal Diagram	
Figure 15-4: Audio Mode with Inverted Word Select Polarity	241
Figure 15-5: Audio Master Mode Left-Justified First Bit Location	
Figure 15-6: MSB Adjustment when Sample Size is Less Than Bits Per Word	242
Figure 15-7: LSB Adjustment when Sample Size is Less Than Bits Per Word	243
Figure 15-8: I ² S Mono Left Mode	243
Figure 15-9: I ² S Mono Right Mode	244
Figure 16-1: Horizontal and Vertical Synchronization Timing Mode with 8-Bit Data Width	256
Figure 16-2: Data Stream Timing Mode with 8-Bit Data Width	256
Figure 16-3: 10 or 12-bit PCIF_VSYNC/PCIF_HSYNC	257
Figure 17-1: 1-Wire Signal Interface	265
Figure 17-2: 1-Wire Reset Pulse	266
Figure 17-3: 1-Wire Write Time Slot	267
Figure 17-4: 1-Wire Read Time Slot	267



Figure 17-5: 1-Wire ROM ID Fields	269
Figure 18-1: MAX78000 RTC Block Diagram (12-bit Sub-Second Counter)	278
Figure 18-2: RTC Interrupt/Wakeup Diagram Wake-Up Function	281
Figure 18-3: Internal Implementation of 4kHz Digital Trim	283
Figure 19-1: MAX78000 TimerA Output Functionality, Modes 0/1/3/5	293
Figure 19-2: MAX78000 TimerA Input Functionality, Modes 2/4/6/7/8/14	294
Figure 19-3: Timer I/O Signal Naming Conventions	295
Figure 19-4: One-Shot Mode Diagram	300
Figure 19-5: Continuous Mode Diagram	302
Figure 19-6: Counter Mode Diagram	304
Figure 19-7: PWM Mode Diagram	307
Figure 19-8: Capture Mode Diagram	309
Figure 19-9: Compare Mode Diagram	311
Figure 19-10: Gated Mode Diagram	
Figure 19-11: Capture/Compare Mode Diagram	315
Figure 20-1: One-Shot Mode Diagram	326
Figure 20-2: Continuous Mode Diagram	328
Figure 20-3: Compare Mode Diagram	
Figure 21-1: Windowed Watchdog Timer Block Diagram	334
Figure 21-2: WDT Early Interrupt and Reset Event Sequencing Details	337
Figure 21-3: WDT Late Interrupt and Reset Event Sequencing Details	
Figure 26-1: MAX78000 Combined Bootloader Flow	
Figure 27-1: CNN Overview	
Figure 27-2: CNNx16_n Processor Quadrant Block Diagram	387
Figure 27-3: CNN Global and Quad CNNx16n Processor Array APB Memory Map	388



List of Tables

Table 1-1: Field Access Definitions	24
Table 1-2: Example Registers	25
Table 1-3: Example Name 0 Register	25
Table 3-1: System SRAM Configuration	34
Table 3-2: AHB Slave Base Address Map	36
Table 3-3: APB Peripheral Base Address Map	36
Table 4-1: Available System Oscillators	40
Table 4-2: Reset Sources and Effect on Oscillator and System Clock	41
Table 4-3 System RAM Retention in BACKUP Mode	51
Table 4-4: Wake-Up Sources for Each Operating Mode in the MAX78000	55
Table 4-5: Reset and Low-Power Mode Effects	56
Table 4-6: Instruction Cache Controller Register Summary	58
Table 4-7: ICCO Cache Information Register	58
Table 4-8: ICCO Memory Size Register	58
Table 4-9: ICCO Cache Control Register	58
Table 4-10: ICCO Invalidate Register	59
Table 4-11: Miscellaneous Control Register Summary	60
Table 4-12: Error Correction Coding Enable Register	60
Table 4-13: IPO Manual Register	61
Table 4-14: Output Enable Register	61
Table 4-15: Comparator 0 Control Register	61
Table 4-16: Miscellaneous Control Register	62
Table 4-17: GPIO3 Pin Control Register	63
Table 4-18: SIMO Power Supply Device Pin Connectivity	64
Table 4-19: SIMO Controller Register Summary	64
Table 4-20: SIMO Buck Voltage Regulator A Control Register	65
Table 4-21: SIMO Buck Voltage Regulator B Control Register	65
Table 4-22: SIMO Buck Voltage Regulator C Control Register	66
Table 4-23: SIMO High Side FET Peak Current V _{REGO_A} V _{REGO_B} Register	66
Table 4-24: SIMO High Side FET Peak Current V _{REGO_C} Register	67
Table 4-25: SIMO Maximum High Side FET Time On Register	67
Table 4-26: SIMO Buck Cycle Count V _{REGO_A} Register	67
Table 4-27: SIMO Buck Cycle Count V _{REGO_B} Register	67
Table 4-28: SIMO Buck Cycle Count V _{REGO_C} Register	67
Table 4-29: SIMO Buck Cycle Count Alert V _{REGO_A} Register	67
Table 4-30: SIMO Buck Cycle Count Alert V _{REGO_B} Register	
Table 4-31: SIMO Buck Cycle Count Alert V _{REGO_C} Register	
Table 4-32: SIMO Buck Regulator Output Ready Register	68
Table 4-33: SIMO Zero Cross Calibration V _{REGO_A} Register	
Table 4-34: SIMO Zero Cross Calibration V _{REGO_B} Register	
Table 4-35: SIMO Zero Cross Calibration V _{REGO_C} Register	68
Table 4-36: Low-Power Control Register Summary	
Table 4-37: Reset Control Register	
Table 4-38: Clock Disable Register	
Table 4-39: Power Sequencer Register Summary	
Table 4-40: Low Power Control Register	
Table 4-41: GPIO0 Low Power Wakeup Status Flags	
Table 4-42: GPIO0 Low Power Wakeup Enable Registers	
Table 4-43: GPIO1 Low Power Wakeup Status Flags	
Table 4-44: GPIO1 Low Power Wakeup Enable Registers	73



Table 4-45: GPIO2 Low Power Wakeup Status Flags	73
Table 4-46: GPIO2 Low Power Wakeup Enable Registers	74
Table 4-47: GPIO3 Low Power Wakeup Status Flags	74
Table 4-48: GPIO3 Low Power Wakeup Enable Registers	74
Table 4-49: Low Power Peripheral Wakeup Status Flags	75
Table 4-50: Low Power Peripheral Wakeup Enable Registers	75
Table 4-51: Low Power General Purpose 0 Register	77
Table 4-52: Low Power General Purpose 1 Register	
Table 4-53: Trim System Initialization Register Summary	
Table 4-54: RTC Trim System Initialization Register	
Table 4-55: SIMO Trim System Initialization Register	
Table 4-56: IPO Low Trim System Initialization Register	
Table 4-57: Control Trim System Initialization Register	
Table 4-58: INRO Trim System Initialization Register	
Table 4-59: Global Control Register Summary	
Table 4-60: System Control Register	
Table 4-61: Reset Register 0	
Table 4-62: Clock Control Register	
Table 4-63: Power Management Register	
Table 4-64: Peripheral Clock Divisor Register	
Table 4-65: Peripheral Clock Disable Register 0	
Table 4-66: Memory Clock Control Register	
Table 4-67: Memory Zeroize Control Register	
Table 4-68: System Status Flag Register	
Table 4-69: Reset Register 1	
Table 4-70: Peripheral Clock Disable Register 1	
Table 4-71: Event Enable Register	
Table 4-71: Event Enable Register	
Table 4-73: System Status Interrupt Enable Register	
Table 4-74: Error Correction Coding Error Register	
Table 4-74: Error Correction Coding Error Register	
Table 4-76: Error Correction Coding Interrupt Enable Register	
Table 4-77: Error Correction Coding Error Address Register	
Table 4-78: General Purpose O Register	
Table 4-79: System Initialization Register Summary	
· · · · · · · · · · · · · · · · · · ·	
Table 4-80: System Initialization Status Register	
Table 4-82: System Initialization Function Status Register	
Table 4-83: System Initialization Security Function Status Register	
Table 4-84: Function Control Register Summary	
Table 4-85: Function Control 0 Register	
Table 4-86: IPO Automatic Calibration 0 Register	
Table 4-87: IPO Automatic Calibration 1 Register	
Table 4-88: IPO Automatic Calibration 2 Register	
Table 4-89: RV32 Boot Address Register	
Table 4-90: RV32 Control Register	
Table 4-91: General Control Function Register Summary	
Table 4-92: General Control Function Register 0	
Table 4-93: General Control Function Register 1	
Table 4-94: General Control Function Register 2	
Table 4-95: General Control Function Register 3	
Table 5-1: MAX78000 CM4 Interrupt Vector Table	
Table 5-2: MAX78000 RV32 Interrupt Vector Table	104



Table 6-1: MAX78000 GPIO Pin Count	
Table 6-2: MAX78000 GPIO Pin Function Configuration	108
Table 6-3: MAX78000 Input Mode Configuration	108
Table 6-4: MAX78000 Output Mode Configuration	109
Table 6-5: MAX78000 GPIO0 Alternate Function Configuration Reference	109
Table 6-6: MAX78000 GPIO0 Output/Input Configuration Reference	109
Table 6-7: MAX78000 GPIO0 Interrupt Configuration Reference	110
Table 6-8: MAX78000 GPIO0 Pullup/Pulldown/Drive Strength/Voltage Configuration Reference	110
Table 6-9: MAX78000 GPIO Port Interrupt Vector Mapping	112
Table 6-10: MAX78000 GPIO Wakeup Interrupt Vector	112
Table 6-11: GPIO Register Summary	113
Table 6-12: GPIO Port n Configuration Enable Bit 0 Register	114
Table 6-13: GPIO Port n Configuration Enable Atomic Set Bit 0 Register	114
Table 6-14: GPIO Port n Configuration Enable Atomic Clear Bit 0 Register	114
Table 6-15: GPIO Port n Output Enable Register	115
Table 6-16: GPIO Port n Output Enable Atomic Set Register	115
Table 6-17: GPIO Port n Output Enable Atomic Clear Register	115
Table 6-18: GPIO Port n Output Register	115
Table 6-19: GPIO Port n Output Atomic Set Register	115
Table 6-20: GPIO Port n Output Atomic Clear Register	116
Table 6-21: GPIO Port n Input Register	
Table 6-22: GPIO Port n Interrupt Mode Register	116
Table 6-23: GPIO Port n Interrupt Polarity Register	
Table 6-24: GPIO Port n Input Enable Register	117
Table 6-25: GPIO Port n Interrupt Enable Register	117
Table 6-26: GPIO Port n Interrupt Enable Atomic Set Register	
Table 6-27: GPIO Port n Interrupt Enable Atomic Clear Register	
Table 6-28: GPIO Port n Interrupt Status Register	
Table 6-29: GPIO Port n Interrupt Clear Register	118
Table 6-30: GPIO Port n Wakeup Enable Register	
Table 6-31: GPIO Port n Wakeup Enable Atomic Set Register	
Table 6-32: GPIO Port n Wakeup Enable Atomic Clear Register	
Table 6-33: GPIO Port n Interrupt Dual Edge Mode Register	
Table 6-34: GPIO Port n Pad Configuration 1 Register	
Table 6-35: GPIO Port n Pad Configuration 2 Register	
Table 6-36: GPIO Port n Configuration Enable Bit 1 Register	
Table 6-37: GPIO Port n Configuration Enable Atomic Set Bit 1 Register	
Table 6-38: GPIO Port n Configuration Enable Atomic Clear Bit 1 Register	
Table 6-39: GPIO Port n Configuration Enable Bit 2 Register	
Table 6-40: GPIO Port n Configuration Enable Atomic Set Bit 2 Register	
Table 6-41: GPIO Port n Configuration Enable Atomic Clear Bit 2 Register	
Table 6-42: GPIO Port n Hysteresis Enable Register	
Table 6-43: GPIO Port n Output Drive Strength Bit 0 Register	
Table 6-44: GPIO Port n Output Drive Strength Bit 0 Register	
Table 6-45: GPIO Port n Output Drive Strength Bit 1 Register	
Table 6-46: GPIO Port n Pulldown/Pullup Strength Select Register	
Table 6-47: GPIO Port n Voltage Select Register	
Table 7-1: MAX78000 Internal Flash Memory Organization	
Table 7-2: Valid Addresses Flash Writes	
Table 7-3: Flash Controller Register Summary	
Table 7-4: Flash Controller Address Pointer Register	
Table 7-5: Flash Controller Clock Divisor Register	
Table 7-6: Flash Controller Control Register	125



Table 7-7: Flash Controller Interrupt Register	
Table 7-8: Flash Controller Data 0 Register	127
Table 7-9: Flash Controller Data Register 1	127
Table 7-10: Flash Controller Data Register 2	127
Table 7-11: Flash Controller Data Register 3	127
Table 7-12: Flash Controller Access Control Register	128
Table 7-13: Flash Write/Lock 0 Register	
Table 7-14: Flash Write/Lock 1 Register	128
Table 7-15: Flash Read Lock O Register	128
Table 7-16: Flash Read Lock 1 Register	129
Table 8-1: MAX78000 DAP Instances	130
Table 9-1: MAX78000 Semaphore Instances	131
Table 9-2: Semaphore Register Summary	132
Table 9-3: Semaphore 0 Register	
Table 9-4: Semaphore 1 Register	
Table 9-5: Semaphore 2 Register	
Table 9-6: Semaphore 3 Register	
Table 9-7: Semaphore 4 Register	
Table 9-8: Semaphore 5 Register	
Table 9-9: Semaphore 6 Register	
Table 9-10: Semaphore 7 Register	
Table 9-11: Semaphore Interrupt 0 Register	
Table 9-12: Semaphore Mailbox 0 Register	
Table 9-13: Semaphore Interrupt 1 Register	
Table 9-14: Semaphore Mailbox 1 Register	
Table 9-15: Semaphore Status Register	
Table 10-1: MAX78000 DMA and Channel Instances	
Table 10-1: MAX78000 DMA and Charmer instances Table 10-2: DMA Source and Destination by Peripheral	
Table 10-3: Data Movement from Source to DMA FIFO	
Table 10-4: Data Movement from the DMA FIFO to Destination	
Table 10-5: DMA Channel Timeout Configuration	
<u> </u>	
Table 10-6: DMA Register Summary	
Table 10-7: DMA Interrupt Enable Register	
Table 10-8: DMA Interrupt Flag Register	
Table 10-9: Standard DMA Channel 0 to Channel 3 Register Summary	
Table 10-10: DMA Channel Registers Summary	
Table 10-11: DMA_CH n Control Register	
Table 10-12: DMA Status Register	
Table 10-13: DMA Channel n Source Register	
Table 10-14: DMA Channel n Destination Register	
Table 10-15: DMA Channel n Count Register	
Table 10-16: DMA Channel n Source Reload Register	
Table 10-17: DMA Channel n Destination Reload Register	
Table 10-18: DMA Channel n Count Reload Register	
Table 11-1: MAX78000 ADC Input Pins for the 81-CTBGA Package	
Table 11-2: MAX78000 ADC Clock Frequency and ADC Conversion Time with the System Clock set to the IPO	
Table 11-3: ADC Data Register Alignment Options	
Table 11-4: Input and Reference Scale Support by ADC Input Channel	
Table 11-5: ADC Registers Summary	
Table 11-6: ADC Control Register	
Table 11-7: ADC Status Register	
Table 11-8: ADC Data Register	
Table 11-9: ADC Interrupt Control Register	162



Table 11-10: ADC Limit 0 to 3 Registers	
Table 11-11: Low-Power Comparator Registers Summary	163
Table 11-12: Low-Power Comparator n Registers	
Table 12-1: MAX78000 UART/LPUART Instances	
Table 12-2: MAX78000 Interrupt Events	
Table 12-3: Frame Error Detection for Standard UARTs and LPUART	170
Table 12-4: Frame Error Detection for LPUARTs with UARTn_CTRL.fdm = 1 and UARTn_CTRL.dpfe_en = 1	
Table 12-5: MAX78000 Wakeup Events	
Table 12-6: LPUART Low Baud Rate Generation Examples (UARTn_CTRL.fdm = 1)	174
Table 12-7: UART/LPUART Register Summary	178
Table 12-8: UART Control Register	
Table 12-9: UART Status Register	
Table 12-10: UART Interrupt Enable Register	
Table 12-11: UART Interrupt Flag Register	181
Table 12-12: UART Clock Divisor Register	182
Table 12-13: UART Oversampling Control Register	
Table 12-14: UART Transmit FIFO Register	182
Table 12-15: UART Pin Control Register	182
Table 12-16: UART Data Register	183
Table 12-17: UART DMA Register	
Table 12-18: UART Wakeup Enable	184
Table 12-19: UART Wakeup Flag Register	184
Table 13-1: MAX78000 SPI Instances	
Table 13-2: MAX78000 SPI Peripheral Pins	187
Table 13-3: Four-Wire Format Signals	
Table 13-4: Three-Wire Format Signals	188
Table 13-5: SPI Modes Clock Phase and Polarity Operation	
Table 13-6: SPI Register Summary	193
Table 13-7: SPI 32-bit FIFO Register	194
Table 13-8: SPI 16-bit FIFO Register	194
Table 13-9: SPI 8-bit FIFO Register	194
Table 13-10: SPI Control 0 Register	194
Table 13-11: SPI Control 1 Register	196
Table 13-12: SPI Control 2 Register	196
Table 13-13: SPI Slave Select Timing Register	
Table 13-14: SPI Master Clock Configuration Registers	
Table 13-15: SPI DMA Control Registers	199
Table 13-16: SPI Interrupt Status Flags Registers	200
Table 13-17: SPI Interrupt Enable Registers	201
Table 13-18: SPI Wakeup Status Flags Registers	202
Table 13-19: SPI Wakeup Enable Registers	202
Table 13-20: SPI Slave Select Timing Registers	203
Table 14-1: MAX78000 I ² C Peripheral Pins	204
Table 14-2: I ² C Bus Terminology	205
Table 14-3: Calculated I ² C Bus Clock Frequencies	208
Table 14-4: I ² C Slave Address Format	209
Table 14-5: I ² C Register Summary	
Table 14-6: I ² C Control Register	223
Table 14-7: I ² C Status Register	
Table 14-8: I ² C Interrupt Flag 0 Register	225
Table 14-9: I ² C Interrupt Enable 0 Register	
Table 14-10: I ² C Interrupt Flag 1 Register	229
Table 14-11: I ² C Interrupt Enable 1 Register	229



Table 14-12: I ² C FIFO Length Register	230
Table 14-13: I ² C Receive Control O Register	230
Table 14-14: I ² C Receive Control 1 Register	231
Table 14-15: I ² C Transmit Control 0 Register	231
Table 14-16: I ² C Transmit Control 1 Register	233
Table 14-17: I ² C Data Register	233
Table 14-18: I ² C Master Control Register	233
Table 14-19: I ² C SCL Low Control Register	234
Table 14-20: I ² C SCL High Control Register	234
Table 14-21: I ² C Hs-Mode Clock Control Register	234
Table 14-22: I ² C Timeout Register	235
Table 14-23: I ² C DMA Register	235
Table 14-24: I ² C Slave Address Register	235
Table 15-1: MAX78000 I ² S Instances	237
Table 15-2: MAX78000 I ² S Pin Mapping	238
Table 15-3: I ² S Mode Configuration	239
Table 15-4: Data Ordering for Byte Data Size (Stereo Mode)	245
Table 15-5: Data Ordering for Half-Word Data Size (Stereo Mode)	245
Table 15-6: Data Ordering for Word Data Size (Stereo Mode)	245
Table 15-7: Configuration for Typical Audio Width and Samples per WS Clock Cycle	
Table 15-8: I ² S Interrupt Events	
Table 15-9: I ² S Register Summary	
Table 15-10: I ² S Control 0 Register	
Table 15-11: I ² S Master Mode Configuration Register	
Table 15-12: I ² S DMA Control Register	
Table 15-13: I ² S FIFO Register	
Table 15-14: I ² S Interrupt Flag Register	
Table 15-15: I ² S Interrupt Enable Register	
Table 16-1: MAX78000 CAMERAIF Instances	
Table 16-2: MAX78000 CAMERAIF Signals	
Table 16-3: Parallel Camera Interface Register Summary	
Table 16-4: CAMERAIF Version Register	
Table 16-5: CAMERAIF FIFO Size Register	
Table 16-6: CAMERAIF Configuration Register	
Table 16-7: CAMERAIF Interrupt Enable Register	
Table 16-8: CAMERAIF Status Flags Register	
Table 16-9: CAMERAIF Timing Codes Register	
Table 16-10: CAMERAIF FIFO Data Register	
Table 17-1: MAX78000 1-Wire Master Peripheral Pins	
Table 17-2: 1-Wire ROM Commands	
Table 17-3: 1-Wire Slave Device ROM ID Field	
Table 17-4: OWM Register Summary	
Table 17-5: OWM Configuration Register	
Table 17-6: OWM Clock Divisor Register	
Table 17-7: OWM Control Status Register	
Table 17-8: OWM Data Buffer Register	
Table 17-9: OWM Interrupt Flag Register	
Table 17-10: OWM Interrupt Enable Register	
Table 18-1: RTC Seconds, Sub-Seconds, Time-of-Day Alarm and Sub-Seconds Alarm Register Details	
Table 18-2: RTC Register Access	
Table 18-3: MAX78000 RTC Square Wave Output Configuration	
Table 18-4: RTC Register Summary	
Table 18-5: RTC Seconds Counter Register	284



Table 18-6: RTC Sub-Second Counter Register (12-bit)	285
Table 18-7: RTC Time-of-Day Alarm Register	
Table 18-8: RTC Sub-Second Alarm Register	285
Table 18-9: RTC Control Register	285
Table 18-10: RTC 32KHz Oscillator Digital Trim Register	288
Table 18-11: RTC 32KHz Oscillator Control Register	
Table 19-1: MAX78000 TMR/LPTMR Instances	
Table 19-2: MAX78000 TMR/LPTMR Instances Capture Events	
Table 19-3: TimerA/TimerB 32-Bit Field Allocations	
Table 19-4: MAX78000 Wake-Up Events	
Table 19-5: MAX78000 Operating Mode Signals for Timer 0 and Timer 1	
Table 19-6: MAX78000 Operating Mode Signals for Timer 2 and Timer 3	
Table 19-7: MAX78000 Operating Mode Signals for Low-Power Timer 0 and Low-Power Timer 1	
Table 19-8: Timer Register Summary	
Table 19-9: Timer Count Register	
Table 19-10: Timer Compare Register	
Table 19-11: Timer PWM Register	
Table 19-12: Timer Interrupt Register	
Table 19-13: Timer Control 0 Register	
Table 19-14: Timer Non-Overlapping Compare Register	
Table 19-15: Timer Control 1 Register	
Table 19-16: Timer Wake-Up Status Register	
Table 20-1: MAX78000 WUT Clock Period	
Table 20-2: Wake-Up Timer Register Summary	
Table 20-3: Wake-Up Timer Count Register	
Table 20-4: Wake-Up Timer Compare Register	
Table 20-5: Wake-Up Timer PWM Register	
Table 20-6: Wake-Up Timer Interrupt Register	
Table 20-7: Wake-Up Timer Control Register	
Table 20-8: Wake-Up Timer Non-Overlapping Compare Register	
Table 21-1: MAX78000 WDT Instances Summary	
Table 21-2: MAX78000 WDT Event Summary	
Table 21-3: WDT Register Summary	
Table 21-4: WDT Control Register	
Table 21-5: WDT Reset Register	
Table 21-6: WDT Clock Source Select Register	
Table 21-7: WDT Count Register	
Table 22-1: Pulse Train Engine Register Summary	
Table 22-2: Pulse Train Engine Register Summary	
Table 22-3: Pulse Train Engine Resync Register	
Table 22-4: Pulse Train Engine Stopped Interrupt Flag Register	
Table 22-5: Pulse Train Engine Interrupt Enable Register	
Table 22-6: Pulse Train Engine Safe Enable Register	
Table 22-7: Pulse Train Engine Safe Disable Register	
Table 22-8: Pulse Train Engine Configuration Register	
Table 22-9: Pulse Train Mode Bit Pattern Register	
Table 22-10: Pulse Train n Loop Configuration Register	
Table 22-11: Pulse Train n Automatic Restart Configuration Register	
Table 23-1: MAX78000 CRC Instances	
Table 23-2: Organization of Calculated Result in the CRC_VAL.value field	
Table 23-3: Common CRC Polynomials	
Table 23-4: CRC Register Summary	
Table 23-5: CRC Control Register	



Table 23-6: CRC Data Input 8 Register	359
Table 23-7: CRC Data Input 16 Register	359
Table 23-8: CRC Data Input 32 Register	359
Table 23-9: CRC Polynomial Register	360
Table 23-10: CRC Value Register	360
Table 24-1: MAX78000 AES Instances	361
Table 24-2: Interrupt Events	
Table 24-3: AES Register Summary	364
Table 24-4: AES Control Register	364
Table 24-5: AES Status Register	365
Table 24-6: AES Interrupt Flag Register	
Table 24-7: AES Interrupt Enable Register	
Table 24-8: AES FIFO Register	
Table 25-1: TRNG Register Summary	367
Table 25-2: TRNG Control Register	367
Table 25-3: TRNG Status Register	367
Table 25-4: TRNG Data Register	368
Table 26-1: MAX78000 Bootloader Instances	369
Table 26-2: The Bootloader Operating States and Prompts	370
Table 26-3: PERMLOCK Command Summary	370
Table 26-4: CHALLENGE Command Summary	375
Table 26-5: MAX78000 General Command Summary	376
Table 26-6: L - Load	376
Table 26-7: P – Page Erase	376
Table 26-8: V – Verify	377
Table 26-9: LOCK – Lock Device	377
Table 26-10: PLOCK – Permanent Lock	377
Table 26-11: UNLOCK – Unlock Device	378
Table 26-12: H – Check Device	
Table 26-13: I – Get ID	378
Table 26-14: S – Status	
Table 26-15: Q – Quit	379
Table 26-16: MAX78000 Secure Command Summary	380
Table 26-17: LK – Load Application Key	380
Table 26-18: LK – Load Challenge Key	380
Table 26-19: VK – Verify Application Key	380
Table 26-20: VC – Verify Challenge Key	381
Table 26-21: AK – Activate Application Key	381
Table 26-22: AC – Activate Challenge Key	381
Table 26-23: WL – Write Code Length	382
Table 26-24: MAX78000 Challenge/Response Command Summary	382
Table 26-25: GC – Get Challenge	382
Table 26-26: SR – Send Response	382
Table 27-1: CNNx16 Processor Array 0 TRAM Mapping Details (APB Accessible)	389
Table 27-2: CNNx16 Processor Array 1 TRAM Mapping Details (APB Accessible)	389
Table 27-3: CNNx16 Processor Array 2 TRAM Mapping Details (APB Accessible)	390
Table 27-4: CNNx16 Processor Array 3 TRAM Mapping Details (APB Accessible)	
Table 27-5: CNNx16 Processor Array 0 MRAM Mapping Details (APB Accessible)	
Table 27-6: CNNx16 Processor Array 1 MRAM Mapping Details (APB Accessible)	
Table 27-7: CNNx16 Processor Array 2 MRAM Mapping Details (APB Accessible)	
Table 27-8: CNNx16 Processor Array3 MRAM Mapping Details (APB Accessible)	392
Table 27-9: Global CNN Register Summary	393
Table 27-10: CNN FIFO Control Register	393



Table 27-11:CNN FIFO Status Register	
Table 27-12: CNN FIFO 0 Write Register	
Table 27-13: CNN FIFO 1 Write Register	
Table 27-14: CNN FIFO 2 Write Register	396
Table 27-15: CNN FIFO 3 Write Register	
Table 27-16: CNN Always On Domain Control Register	
Table 27-17: CNNx16_n Instances and Base Offset Address	397
Table 27-18: CNNx16_n Processor Array Registers	397
Table 27-19: CNNx16_n Control Register	398
Table 27-20: CNNx16_n SRAM Control Register	401
Table 27-21: CNNx16_n Layer Count Maximum Register	403
Table 27-22: CNNx16_n SRAM Test Register	403
Table 27-23: CNNx16_n_Ly Row Count Register	407
Table 27-24: CNNx16_n_Ly Column Count Register	408
Table 27-25: CNNx16_n_Ly One Dimensional Control Register	408
Table 27-26: CNNx16_n_Ly Pool Row Count Register	409
Table 27-27: CNNx16_n_Ly Pool Column Count Register	410
Table 27-28: CNNx16_n_Ly Stride Count Register	410
Table 27-29: CNNx16_n_Ly Write Pointer Base Address Register	410
Table 27-30: CNNx16_n_Ly Write Pointer Timeslot Offset Register	411
Table 27-31: CNNx16_n_Ly Write Pointer Mask Offset Register	411
Table 27-32: CNNx16_n_Ly Write Pointer Multi-Pass Channel Offset Register	411
Table 27-33: CNNx16_n_Ly Read Pointer Base Address Register	411
Table 27-34: CNNx16_n_Ly Layer Control 0 Register	412
Table 27-35: CNNx16_n_Ly Layer Mask Count Register	414
Table 27-36: CNNx16_n_Ly TRAM Pointer Register	414
Table 27-37: CNNx16_n_Ly Enable Register	414
Table 27-38: CNNx16_n_Ly Post Processing Register	414
Table 27-39: CNNx16_n_Ly Layer Control 1 Register	416
Table 27-40: CNNx16_n Mlator Data Register	417
Table 27-41: CNNx16_n_Sz Stream Control 0 Register	417
Table 27-42: CNNx16_n_Sz Stream Control 1 Register	418
Table 27-43: CNNx16_n_Sz Stream Frame Buffer Size Register	419
Table 27-44: CNNx16_n Input FIFO Frame Size Register	
Table 28-1: Revision History	



1. Introduction

For ordering information, mechanical and electrical characteristics for the MAX78000 family of devices refer to the device data sheet. For information on the Arm® Cortex®-M4 with FPU core, please refer to the *Arm Cortex-M4 Processor Technical Reference Manual*.

1.1 Related Documentation

The MAX78000 data sheet and errata are available from the Analog Devices website, http://www.analog.com/MAX78000.

1.2 Document Conventions

1.2.1 Number Notations

Notation	Description
0xNN	Hexadecimal (Base 16) numbers are preceded by the prefix 0x.
0bNN	Binary (Base 2) numbers are preceded by the prefix 0b.
NN	Decimal (Base 10) numbers are represented using no additional prefix or suffix.
V[X:Y]	Bit field representation of a register, field, or value (V) covering Bit X to Bit Y.
Bit N	Bits are numbered in little-endian format; that is, the least significant bit of a number is referred to as bit 0.
[0xNNNN]	An address offset from a base address is shown in bracket form.

1.2.2 Register and Field Access Definitions

All the fields that are accessible by user software have distinct access capabilities. Each register table contained in this user guide has an access type defined for each field. The definition of each field access type is presented in *Table 1-1*.

Table 1-1: Field Access Definitions

Access Type	Definition
RO	Reserved This access type is reserved for static fields. Reads of this field return the reset value. Writes are ignored.
DNM	Reserved. Do Not Modify Software must first read this field and write the same value whenever writing to this register.
R	Read Only Reads of this field return a value. Writes to the field do not affect device operation.
W	Write Only Reads of this field return indeterminate values. Writes to the field change the field's state to the value written and can affect device operation.
R/W	Unrestricted Read/Write Reads of this field return a value. Writes to the field change the field's state to the value written and can affect device operation.
RC	Read to Clear Reading this field clears the field to 0. Writes to the field do not affect device operation.
RS	Read to Set Reading this field sets the field to 1. Writes to the field do not affect device operation.
R/W0	Read/Write 0 Only Writing 0 to this field sets the field to 0. Writing 1 to the field does not affect device operation.

Analog Devices, Inc. Page 24 of 420



Access Type	Definition
R/W1	Read/Write 1 Only Writing 1 to this field sets the field to 1. Writing 0 to the field does not affect device operation.
R/W1C	Read/Write 1 to Clear Writing 1 to this field clears this field to 0. Writing 0 to the field does not affect device operation.
R/W0S	Read/Write 0 to Set Writing 0 to this field sets this field to 1. Writing 1 to the field does not affect device operation.

1.2.3 Register Lists

Each peripheral includes a table listing all of the peripheral's registers. The register table includes the offset, register name, and description of each register. The offset shown in the table must be added to the peripheral's base address in *Table 3-3* to get the register's absolute address.

Table 1-2: Example Registers

Offset	Register Name	Description
[0x0000]	REG_NAME0	Name 0 Register

1.2.4 Register Detail Tables

Each register in a peripheral includes a detailed register table, as shown in *Table 1-3*. The first row of the register detail table includes the register's description, the register's name, and the register's offset from the base peripheral address. The second row of the table is the header for the bit fields represented in the register. The third and subsequent rows of the table include the bit or bit range, the field name, the bit's or field's access, the reset value, and a description of the field. All registers are 32-bits unless specified otherwise. Reserved bits and fields are shown as **Reserved** in the description column. See *Table 1-1* for a list of all access types for each bit and field.

Table 1-3: Example Name 0 Register

Name 0				REG_NAMEO [0x0000]							
Bits	Field	Access	Reset	Description							
31:16	=	RO	-	Reserved							
15:0	field_name	R/W	0	Field name description Description of <i>field_name</i> .							

Analog Devices, Inc. Page 25 of 420



2. Overview

The MAX78000 is a new breed of low-power microcontrollers built to thrive in the rapidly evolving AI at the edge market. These products include Maxim's proven ultra-low-power MCU IP along with deep neural network AI acceleration.

The MAX78000 is an advanced system-on-chip featuring an Arm® Cortex®-M4 with FPU CPU to efficiently compute complex functions and algorithms with integrated power management. It also includes a 442KB weight CNN accelerator. The devices offer large on-chip memory with 512KB flash and up to 128KB SRAM. Multiple high-speed and low-power communications interfaces are supported, including high-speed SPI, I²C serial interface, and LPUART. Additional low-power peripherals include flexible low-power timers (LPTMR) and analog comparators.

The high-level block diagram for the MAX78000 is shown in Figure 2-1.

ARM is a registered trademark and registered service mark of Arm Limited.


Cortex is a registered trademark of Arm Limited.

Analog Devices, Inc. Page 26 of 420



2.1 Block Diagram

Figure 2-1: MAX78000 Block Diagram



Analog Devices, Inc. Page 27 of 420



3. Memory, Register Mapping, and Access

3.1 Memory, Register Mapping, and Access Overview


The Arm Cortex-M4 architecture defines a standard memory space for unified code and data access. This memory space is addressed in units of single bytes but is most typically accessed in 32-bit (4 byte) units. It may also be accessed, depending on the implementation, in 8-bit (1 byte) or 16-bit (2 byte) widths. The total range of the memory space is 32 bits wide (4GB addressable total), from addresses 0x0000 0000 to 0xFFFF FFFF.


However, it is important to note that the architectural definition does not require the entire 4GB memory range to be populated with addressable memory instances.


Analog Devices, Inc. Page 28 of 420



Figure 3-1: CM4 Code Memory Mapping








0x1007_FFFF Internal Program/Data Flash Memory 512KB

Analog Devices, Inc. Page 29 of 420




Figure 3-2: RISC-V IBUS Code Memory Mapping



Analog Devices, Inc. Page 30 of 420




Figure 3-3: CM4 Peripheral and Data Memory Mapping




Analog Devices, Inc. Page 31 of 420



Figure 3-4: RV32 Peripheral and Data Memory Mapping





/0x50D0_0000	CNNx16 Quadrant 3 (CNNx16_3)
0x5090_0000	CNNx16 Quadrant 2 (CNNx16_2)
0x5050_0000	CNNx16 Quadrant 1 (CNNx16_1)
0x5010_0000	CNNx16 Quadrant 0 (CNNx16_0)
0x5000_0000	CNN Global Control (CNN)
0x4008_1400	Low Power UART 0 (UART3)
0x4008_1000	Low Power Timer 1 (TMR5)
0x4008_0C00	Low Power Timer 0 (TMR4)
0x4008_0800	Low Power Watchdog Timer 0 (WDT1)
0x4008_0400	GPIO Port 2 (GPIO2)
0x4008_0000	Low Power Control (LPCGR)
0x4006_0000	I ² S (I2S)
0x4004_D000	TRNG (TRNG)
0x4004_6000	SPI 1 (S PI1)
0x4004_4000	UART 2 (UART2)
0x4004_3000	UART 1 (UART1)
0x4004_2000	UART 0 (UART0)
0x4003_E000	Semaphore (SEMA)
0x4003_D000	1-Wire Master (OWM)
0x4003_C000	Pulse Train Engine (PT)
0x4003_4000	ADC (ADC)
0x4002_A800	ICC 1 RV32 (ICC1)
0x4002_A000	ICC 0 CM4 (ICC 0)
0x4002_9000	Flash Controller 0 (FLC0)
0x4002_8000	Standard DMA (DMA)
0x4001_F000	I ² C 2 (I2C2)
0x4001_E000	I ² C 1 (I2C1)
0x4001_D000	I ² C 0 (I2C0)
0x4001_3000	Timer 3 (TMR3)
0x4001_2000	Timer 2 (TMR2)
0x4001_1000	Timer 1 (TMR1)
0x4001_0000	Timer 0 (TMR0)
0x4000_F000	CRC (CRC)
0x4000_E000	Parallel Camera Interface (PCIF)
0x4000_9000	GPIO Port 1 (GPIO1)
0x4000_8000	GPIO Port 0 (GPIO0)
0x4000_7800	AES Keys (AESKEY)
0x4000_7400	AES (AES)
0x4000_6C00	Miscella neou s Control (MCR)
0x4000_6800	Power Sequencer (PWRSEQ)
0x4000_6400	Wake up Timer (WUT)
0x4000_5800	General Control Function (GCFR)
0x4000_5400	Trim System Initialization (TRIMSIR)
0x4000_4400	SIMO (SIMO)
0x4000_3C00	D yn amic Voltag e Scaling (DVS)
0x4000_0800	Function Control (FCR)
0x4000_0400	System Interface (SIR)
\ 0x4000_0000	Global Control (GCR)
. –	

Analog Devices, Inc. Page 32 of 420



3.2 Standard Memory Regions

Several standard memory regions are defined for the Arm Cortex-M4 (CPU0) and RISC-V (CPU1) architectures; many of these are optional for the system integrator. At a minimum, the MAX78000 must contain some code and data memory for application software, stack, and variable space for CPU0.

3.2.1 Code Space

The code space area of memory is designed to contain the primary memory used for code execution by the device. This memory area is defined from byte address range 0x0000 0000 to 0x1FFF FFFF (0.5GB maximum). The Cortex-M4 core and Arm debugger use two different standard core bus masters to access this memory area. The I-Code AHB bus master is used for instruction decode fetching from code memory, while the D-Code AHB bus master is used for data fetches from code memory. This is arranged so that data fetches avoid interfering with instruction execution. Additionally, the RV32 uses the D-BUS to access code memory in this area and the I-Bus to access data fetches from the code memory.

The MAX78000 code memory mapping is illustrated in *Figure 3-1* and *Figure 3-2*. The code space memory area contains the main internal flash memory, which holds most of the software executed on the device. The internal flash memory is mapped into both code and data space from 0x1000 0000 to 0x1007 FFFF. The main program flash memory is 512KB and consists of 64 logical pages of 8,192 Bytes per page.

This program memory area must also contain the default system vector table and the initial settings for all system exception handlers and interrupt handlers for the CM4 core. The reset vector for the device is 0x0000 0000 and contains the device ROM code that transfers execution to user code at address 0x1000 0000.

The code space memory on the MAX78000 also contains the mapping for the flash information block, from 0x1080 0000 to 0x1080 3FFF. However, this mapping is only present during production test; it is disabled once the information block has been loaded with valid data and the info block lockout option has been set. This memory is accessible for data reads only and cannot be used for code execution. See *Information Block Flash Memory* for additional details.

3.2.2 Internal Cache Memory

The MAX78000 includes a dedicated unified internal cache controller with 16,384 bytes of internal cache memory (ICCO) for the CM4 core. Optionally, *sysram3* can be used as a unified internal cache controller (ICC1) for the RV32.

The unified internal cache memory is used to cache data and instructions fetched through the I-Code bus for the CM4 or the IBUS for the RV32 from the internal flash memory. See section *Unified Internal Cache Controller* for detailed instructions on enabling the unified internal cache controllers.

3.2.3 Information Block Flash Memory

The information block is a separate area of the internal flash memory and is 16,384 Bytes. The information block is used to store trim settings (option configuration and analog trim) and other nonvolatile device-specific information. The information block also contains the device's unique serial number (USN). The USN is a 104-bit field. USN bits 0 thru 7 contain the die revision.

Figure 3-5: Unique Serial Number Format

				Bit Position																														
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8										7	6	5	4	3	2	1	0																	
		0x10800000												х	х	х	х	х	х	х														
	S	0x10800004	х	USN bits 47-17																														
	Address	0x10800008			USN bits 64 - 48													х																
	ď	0x1080000C x USN bits 95 - 65																																
		0x10800010	х	х	х	х	х	х	х	х	х		USN bits 103 - 96								х	х	х	х	х	х	х	х	х	х	х	х	х	х

Analog Devices, Inc. Page 33 of 420



Reading the USN requires unlocking the information block. Unlocking the information block does not enable write access to the block but allows the contents of the USN to be read from the block. Unlock the information block using the following steps:

- 1. Write 0x3A7F 5CA3 to FLC_ACTRL.
- 2. Write 0xA1E3 4F20 to FLC ACTRL.
- 3. Write 0x9608 B2C1 to FLC ACTRL.
- 4. The information block is now read-only accessible.

To re-lock the information block to prevent access, write any 32-bit word to FLC ACTRL.

3.2.4 SRAM Space

The SRAM area of memory is intended to contain the primary SRAM data memory of the device and is defined from byte address range 0x2000 0000 to 0x3FFF FFFF (0.5GB maximum). This memory can be used for general-purpose variable and data storage, code execution, the CM4 stack, and the RV32 stack.

The MAX78000 CM4's data memory mapping is illustrated in *Figure 3-1*. The MAX78000 RV32's data memory mapping is illustrated in *Figure 3-4*.

The system SRAM configuration is defined in *Table 3-1*. Additionally, the CNN memory is covered in the CNN chapter in the section *Memory Configuration*.

The SRAM area contains the main system RAM. The size of the internal general-purpose data SRAM is 128KB. The SRAM is divided into four blocks and consists of the contiguous address range from 0x2000 0000 to 0x2001 FFFF. The SRAM area on the MAX78000 can be used for data storage and code execution by the CM4. The RV32 is limited to *sysram2* and *sysram3* for code and data storage.

Note: After a POR, the CM4 has access to all four SRAM regions. sysram2 and sysram3 can be configured to restrict access from the CM4 to prevent unintended modifications of these SRAM instances by the CM4. Set the FCR_URVCTRL.memsel field to 1 to set the RV32 core as the exclusive master for sysram2 and sysram3.

Code stored in the SRAM is accessed directly for execution (using the system bus) and is not cached. The SRAM is also where the CM4 and RV32 stack must be located, as it is the only general-purpose SRAM on the device capable of this function.

System RAM Block #	Size	Start Address	End Address	CM4 Accessible	RV32 Accessible
sysram0	32KB	0x2000 0000	0x2000 7FFF	✓	No
sysram1	32KB	0x2000 8000	0x2000 FFFF	√	No
sysram2	48KB	0x2001 0000	0x2001 BFFF	Configurable	✓
sysram3	16KB	0x2001 C000	0x2001 FFFF	Configurable	✓ (Optional ICC1)

The MAX78000 specific AHB Bus Masters can access the SRAM to use as general storage or working space.

The entirety of the SRAM space on the MAX78000 is contained within the dedicated Arm Cortex-M4 SRAM bit-banding region from 0x2000 0000 to 0x200F FFFF (1MB maximum for bit-banding). This means that the CPU can access the entire SRAM either using standard byte/word/doubleword access or using bit-banding operations. The bit-banding mechanism allows any single bit of any given SRAM byte address location to be set, cleared, or read individually by reading from or writing to a corresponding doubleword (32-bit wide) location in the bit-banding alias area.

The alias area for the SRAM bit-banding is located beginning at 0x2200 0000 and is a total of 32MB maximum, which allows the entire 128KB bit banding area to be accessed. Each 32-bit (4 byte aligned) address location in the bit-banding alias area translates into a single bit access (read or write) in the bit-banding primary area. Reading from the location performs a single bit read while writing either a 1 or 0 to the location performs a single bit set or clear.

Analog Devices, Inc. Page 34 of 420



Note: The Arm Cortex-M4 core translates the access in the bit-banding alias area into the appropriate read cycle (for a single bit read) or a read-modify-write cycle (for a single bit set or clear) of the bit-banding primary area. Bit-banding is a core function (i.e., not a function of the SRAM interface layer or the AHB bus layer) and thus is only applicable to accesses generated by the core. Reads and writes to the bit-banding alias area by other (non-Arm-core) bus masters does not trigger a bit-banding operation and instead results in an AHB bus error.

3.2.5 Peripheral Space

The peripheral space area of memory is intended to map control registers, internal buffers, and other features needed for the software control of non-core peripherals. It is defined from byte address range 0x4000 0000 to 0x5FFF FFFF (0.5GB maximum). On the MAX78000, all device-specific module registers are mapped to this memory area and any local memory buffers or FIFOs that are required by modules.

As with the SRAM region, there is a dedicated 1MB area at the bottom of this memory region (from 0x4000 0000 to 0x400F FFFF) used for bit-banding operations by the Arm core. Four-byte-aligned read/write operations in the peripheral bit-banding alias area (32MB in length, from 0x4200 0000 to 0x43FF FFFF) are translated by the core into read/mask/shift or read/modify/write operation sequences to the appropriate byte location in the bit-banding area.

Note: The bit-banding operation within peripheral memory space is, like bit-banding function in SRAM space, a core remapping function. As such, it is only applicable to operations performed directly by the Arm core. If another memory bus master accesses the peripheral bit-banding alias region, the bit-banding remapping operation does not occur. In this case, the bit-banding alias region appears to be a non-implemented memory area (causing an AHB bus error).

On the MAX78000, access to the region containing most peripheral registers (0x4000 0000 to 0x400F FFFF) goes from the AHB bus through an AHB-to-APB bridge enabling the peripheral modules to operate on the lower power APB bus matrix. This also ensures that peripherals with slower response times do not tie up bandwidth on the AHB bus, which must necessarily have a faster response time since it handles main application instruction and data fetching.

3.2.6 AES Key and Working Space Memory

The AES key memory and working space for AES operations (including input and output parameters) are in a dedicated register file memory tied to the AES engine block. This AES memory is mapped into AHB space for rapid software access.

3.2.7 System Area (Private Peripheral Bus)

The system area (private peripheral bus) memory space contains register areas for functions that are only accessible by the Arm core itself (and the Arm debugger, in certain instances). It is defined from byte address range 0xE000 0000 to 0xE00F FFFF. This APB bus is restricted and can only be accessed by the Arm core and core-internal functions. It cannot be accessed by other modules which implement AHB memory masters, such as the DMA interface.

In addition to being restricted to the core, application software can only access this area when running in privileged execution mode (instead of the standard user thread execution mode). This helps ensure that critical system settings controlled in this area are not altered inadvertently or by errant code that should not access this area.

Core functions controlled by registers mapped to this area include the SysTick timer, debug and tracing functions, the nested vector interrupt controller (NVIC), and the flash breakpoint controller.

3.3 AHB Interfaces

The following sections detail memory accessibility on the AHB and the organization of AHB master and slave instances.

3.3.1 Arm Core AHB Interfaces

3.3.1.1 *I-Code*

The Arm core uses the I-Code AHB master for instruction fetching from memory instances located in code space from byte addresses 0x0000 0000 to 0x1FFF FFFF. This bus master is used to fetch instructions from the internal flash memory.

Analog Devices, Inc. Page 35 of 420



Instructions fetched by this bus master are returned by the cache, which in turn triggers a cache line fill cycle to fetch instructions from the internal flash memory when a cache miss occurs.

3.3.1.2 D-Code

The Arm core uses the D-Code AHB master for data fetches from memory instances in code space from byte addresses 0x0000 0000 to 0x1FFF FFFF. This bus master has access to the internal flash memory and the information block.

3.3.1.3 System

The Arm core uses the system AHB master for all instruction fetches, and data read and write operations involving the SRAM data cache. The APB mapped peripherals (through the AHB-to-APB bridge) and AHB mapped peripheral and memory areas are also accessed using this bus master.

3.3.2 AHB Slaves

3.3.2.1 Standard DMA

The standard DMA AHB slave has access to all non-core memory areas accessible by the system bus. The standard DMA does not have access to the internal flash memory or Information blocks.

3.3.2.2 CNN and CNN TX FIFO

The CNN and CNN TX FIFO AHB slaves have access to all non-core memory areas accessible by the system bus. They do not have access to the internal flash memory or information blocks.

3.3.2.3 SPIO

The SPIO AHB slave has access to all non-core memory areas accessible by the system bus. SPIO does not have access to the internal flash memory or information blocks.

3.3.3 AHB Slave Base Address Map

Table 3-2 contains the base address for each of the AHB slave peripherals. The base address for a given peripheral is the start of the register map for the peripheral. For a given peripheral, the address for a register within the peripheral is defined as the peripheral's AHB base address plus the register's offset.

Table 3-2: AHB Slave Base Address Map

AHB Slave Register Name	Register Prefix	AHB Base Address	AHB End Address			
SPI0	SPIO_	0x400B E000	0x400B E3FF			
CNN TX FIFO	CNN_FIFO_	0x400C 0400	0x400C 0400			

3.4 Peripheral Register Map

3.4.1 APB Peripheral Base Address Map

Table 3-3 contains the base address for each of the APB mapped peripherals. The base address for a given peripheral is the start of the register map for the peripheral. For a given peripheral, the address for a register within the peripheral is defined as the APB peripheral base address plus the registers offset.

Table 3-3: APB Peripheral Base Address Map

Peripheral Register Name	Register Prefix	APB Base Address	APB End Address
Global Control	GCR_	0x4000 0000	0x4000 03FF
System Interface	SIR_	0x4000 0400	0x4000 07FF
Function Control	FCR_	0x4000 0800	0x4000 0BFF

Analog Devices, Inc. Page 36 of 420



Peripheral Register Name	Register Prefix	APB Base Address	APB End Address
Watchdog Timer 0	WDT0_	0x4000 3000	0x4000 33FF
Dynamic Voltage Scaling Controller	DVS_	0x4000 3C00	0x4000 3C3F
Single Input Multiple Output	SIMO_	0x4000 4400	0x4000 47FF
Trim System Initialization	TRIMSIR_	0x4000 5400	0x4000 57FF
General Control Function	GCFR_	0x4000 5800	0x4000 5BFF
Real time Clock	RTC_	0x4000 6000	0x4000 63FF
Wakeup Timer	WUT_	0x4000 6400	0x4000 67FF
Power Sequencer	PWRSEQ_	0x4000 6800	0x4000 6BFF
Miscellaneous Control	MCR_	0x4000 6C00	0x4000 6FFF
AES	AES_	0x4000 7400	0x4000 77FF
AES Key	AESKEY_	0x4000 7800	0x4000 7BFF
GPIO Port 0	GPIO0_	0x4000 8000	0x4000 8FFF
GPIO Port 1	GPIO1_	0x4000 9000	0x4000 9FFF
Parallel Camera Interface	PCIF_	0x4000 E000	0x4000 EFFF
CRC	CRC_	0x4000 F000	0x4000 FFFF
Timer 0	TMR0_	0x4001 0000	0x4001 0FFF
Timer 1	TMR1_	0x4001 1000	0x4001 1FFF
Timer 2	TMR2_	0x4001 2000	0x4001 2FFF
Timer 3	TMR3_	0x4001 3000	0x4001 3FFF
I ² C 0	12C0_	0x4001 D000	0x4001 DFFF
I ² C 1	I2C1_	0x4001 E000	0x4001 EFFF
I ² C 2	12C2_	0x4001 F000	0x4001 FFFF
Standard DMA	DMA_	0x4002 8000	0x4002 8FFF
Flash Controller 0	FLCO_	0x4002 9000	0x4002 93FF
Instruction-Cache Controller 0 (CM4)	ICCO_	0x4002 A000	0x4002 A7FF
Instruction Cache Controller 1 (RV32)	ICC1_	0x4002 A800	0x4002 AFFF
ADC	ADC_	0x4003 4000	0x4003 4FFF
Pulse Train Engine	PT_	0x4003 C000	0x4003 C09F
1-Wire Master	OWM0_	0x4003 D000	0x4003 DFFF
Semaphore	SEMA_	0x4003 E000	0x4003 EFFF
UART 0	UARTO_	0x4004 2000	0x4004 2FFF
UART 1	UART1_	0x4004 3000	0x4004 3FFF
UART 2	UART2_	0x4004 4000	0x4004 4FFF
SPI1	SPI1_	0x4004 6000	0x4004 7FFF
TRNG	TRNG_	0x4004 D000	0x4004 DFFF
I ² S	I2S_	0x4006 0000	0x4006 0FFF
Low Power General Control	LPGCR_	0x4008 0000	0x4008 03FF
GPIO Port 2	GPIO2_	0x4008 0400	0x4008 05FF
Low Power Watchdog Timer 0 (WDT1)	WDT1_	0x4008 0800	0x4008 0BFF
Low Power Timer 4	TMR4_	0x4008 0C00	0x4008 0FFF

Analog Devices, Inc. Page 37 of 420



Peripheral Register Name	Register Prefix	APB Base Address	APB End Address
Low Power Timer 5	TMR5_	0x4008 1000	0x4008 13FF
Low Power UART 0 (UART3)	UART3_	0x4008 1400	0x4008 17FF
Low Power Comparator	LPCMP_	0x4008 8000	0x4008 83FF
CNN Global Control	CNN_	0x5000 0000	0x500F FFFF
CNNx16 Quadrant 0	CNNx16_0_	0x5010 0000	0x504F FFFF
CNNx16 Quadrant 1	CNNx16_1_	0x5050 0000	0x508F FFFF
CNNx16 Quadrant 2	CNNx16_2_	0x5090 0000	0x50CF FFFF
CNNx16 Quadrant 3	CNNx16_3_	0x50D0 0000	0x510F FFFF

3.5 Error Correction Coding (ECC) Module

This device features an Error Correction Coding (ECC) module that helps ensure data integrity by detecting and correcting bit corruption of the system RAMO (*sysramO*) memory array. More specifically, the ECC module is a single error-correcting, double error detecting (SEC-DED). It corrects any single bit flip, detects two bit errors, and features a transparent zero wait state operation for reads.

The ECC works by creating check bits for all data written to *sysram0*. These check bits are then stored along with the data. During a read, both the data and check bits are used to determine if one or more bits have become corrupt. If a single bit has been corrupted, this can be corrected. If two bits have been corrupted, it is detected but not corrected.

If only one bit is determined to be corrupt, reads contain the "corrected" value. Reading memory does not correct the error value stored at the read memory location. It is up to the software to determine the appropriate time and method to write the correct data to memory. It is strongly recommended that the software correct the memory as soon as possible to minimize the chance of a second bit from becoming corrupt, resulting in data loss. Since ECC error checking occurs only during a read operation, it is recommended that the application periodically reads critical memory so that errors can be identified and corrected.

3.5.1 SRAM

A check bit RAM is used to store *sysram0*'s check bits, enabling ECC SEC-DED for *sysram0*. The check bit RAM is not mapped to the user memory space and is unavailable for application usage.

3.5.2 Limitations

Any read from non-initialized memory can trigger an ECC error since the random check bits most likely do not match the random data bits contained in the memory. Writing *sysram0* to all zeroes before enabling ECC functionality can prevent this at the expense of the time required. To zeroize *sysram0*, write *GCR_MEMZ.ram0* to 1.

Analog Devices, Inc. Page 38 of 420



4. System, Power, Clocks, Reset

Different peripherals and subsystems use several clocks. These clocks are highly configurable by software, allowing developers to select the combination of application performance and power savings required for the target systems. Support for selectable core operating voltage is provided, enabling optimal timing access to the internal memories.

4.1 Oscillator Sources

4.1.1 100MHz Internal Primary Oscillator (IPO)

The MAX78000 includes a 100MHz internal high-speed oscillator, referred to in this document as the internal primary oscillator (IPO). The IPO is the highest frequency oscillator and draws the most power.

The IPO can optionally be powered down in LPM by setting the GCR_PM.ipo_pd field to 1.

The IPO can be selected as the SYS_OSC. Use the IPO as the SYS_OSC by performing the following steps:

- 1. Enable the IPO by setting GCR_CLKCTRL.ipo_en to 1.
- 2. Wait until the GCR CLKCTRL.ipo rdy field reads 1, indicating the IPO is operating.
- 3. Set GCR_CLKCTRL.sysclk_sel to 4.
- 4. Wait until the GCR_CLKCTRL.sysclk_rdy field reads 1. The IPO is now operating as the SYS_OSC.

4.1.2 60MHz Internal Secondary Oscillator (ISO)

The ISO is a low-power internal secondary oscillator that is the power-on reset default SYS_OSC. The ISO is automatically selected as SYS_OSC after a system reset or POR.

The following steps show how to enable the ISO and select it as the SYS OSC.

- 1. Enable the ISO by setting GCR_CLKCTRL.iso_en to 1.
- 2. Wait until the GCR_CLKCTRL.iso_rdy field reads 1, indicating the ISO is operating.
- 3. Set GCR CLKCTRL.sysclk sel to 0.
- 4. Wait until the GCR CLKCTRL.sysclk rdy field reads 1. The ISO is now operating as the SYS OSC.

4.1.3 8kHz-30kHz Internal Nano-Ring Oscillator (INRO)

The INRO is an ultra-low-power internal oscillator that can be selected as the SYS_OSC. The INRO is always enabled and cannot be disabled by software.

The frequency of this oscillator is configurable to 8kHz, 16kHz, or 30kHz. Use the *TRIMSIR_INRO.lpclksel* field to select the desired frequency. On a POR or system reset, the frequency defaults to 30kHz.

The following steps show how to set the INRO as the SYS_OSC.

- 1. Verify the GCR CLKCTRL.inro rdy field reads 1.
- 2. Set GCR_CLKCTRL.sysclk_sel to 3.
- 3. Wait until the GCR_CLKCTRL.sysclk_rdy field reads 1. The INRO is now operating as the SYS_OSC.

Analog Devices, Inc. Page 39 of 420



4.1.4 7.3728MHz Internal Baud Rate Oscillator (IBRO)

The IBRO is a very low-power internal oscillator that can be selected as SYS_OSC. The INRO can optionally be used as a dedicated baud rate clock for the UARTs. The INRO is useful if the selected SYS_OSC does not accurately generate a desired UART baud rate.

The following steps show how to enable the IBRO and select it as the SYS_OSC.

- 1. Wait until the GCR_CLKCTRL.ibro_rdy field reads 1, indicating the IBRO is operating.
- 2. Set GCR CLKCTRL.sysclk sel to 5.
- 3. Wait until the GCR_CLKCTRL.sysclk_rdy field reads 1. The IBRO is now operating as the SYS_OSC.

4.1.5 32.768kHz External Real-Time Clock Oscillator (ERTCO)

The ERTCO is an extremely low-power internal oscillator that can be selected as the SYS_OSC. The ERTCO can optionally use a 32.768kHz input clock or an 8kHz independent nano-ring oscillator instead of an external crystal. The internal 32.768kHz clock is available as an output on GPIO P3.1 as alternate function 1 (SQWOUT).

This oscillator is the default clock for the real-time clock (RTC). If the RTC is enabled, the ERTCO is enabled automatically, independent of the selection of the SYS_OSC. The ERTCO is disabled on a POR or system reset.

The following steps show how to enable the ERTCO and select it as the SYS_OSC.

- 1. Enable the ERTCO by setting GCR CLKCTRL.ertco en to 1.
- 2. Wait until the GCR_CLKCTRL.ertco_rdy field reads 1, indicating the ERTCO is operating.
- 3. Set GCR_CLKCTRL.sysclk_sel to 6.
- Wait until the GCR_CLKCTRL.sysclk_rdy field reads 1. The ERTCO is now operating as the SYS_OSC.

4.2 System Oscillator (SYS_OSC)

The MAX78000 supports multiple clock sources as the SYS_OSC. The selected SYS_OSC is the clock source for most internal blocks. Each oscillator, description, and nominal frequency are shown in *Table 4-1*. An external clock source, EXT_CLK, is supported on P0.3, alternate function 1. Each of the oscillators/clocks is described in detail in section *Oscillator Sources*.

Table 4-1: Available System Oscillators

Oscillator/Clock	Description	Nominal Frequency
IPO	Internal Primary Oscillator	100MHz
ISO	Internal Secondary Oscillator	60MHz
INRO	Internal Nano-Ring Oscillator	Configurable 8kHz, 16kHz, or 30kHz
IBRO	Internal Baud Rate Oscillator	7.3728MHz
ERTCO	External Real-Time Clock Oscillator	32.768kHz
EXT_CLK	External Clock	Up to 80MHz

4.2.1 System Oscillator Selection

Set the system oscillator using the *GCR_CLKCTRL.sysclk_sel* field. Before selecting an oscillator as the system oscillator, the oscillator source must first be enabled and ready. See each oscillator source's detailed description for the required steps to enable the oscillator and select it as the system oscillator.

When the GCR_CLKCTRL.sysclk_sel is modified, hardware clears the GCR_CLKCTRL.sysclk_rdy field, and there is a delay until the switchover is complete. When the switchover to the selected SYS_OSC is complete, the GCR_CLKCTRL.sysclk_rdy field is set to 1 by hardware. The application software must verify that the switchover is complete before continuing operation.

Analog Devices, Inc. Page 40 of 420



4.2.2 System Clock (SYS_CLK)

The selected SYS_OSC is the input to the system oscillator divider to generate the system clock (SYS_CLK). The system clock divider divides the selected SYS_OSC by the GCR_CLKCTRL.sysclk_div field, as shown in Equation 4-1.

Equation 4-1: System Clock Scaling

$$SYS_CLK = \frac{SYS_OSC}{2^{sysclk_div}}$$

GCR_CLKCTRL.sysclk_div is selectable from 0 to 7, resulting in divisors of 1, 2, 4, 8, 16, 32, 64 or 128.

SYS_CLK drives the Arm core, the RV32 core, and all AHB masters in the system. SYS_CLK generates the following internal clocks as shown below:

- AHB Clock
 - ◆ HCLK= SYS CLK
- APB Clock
- $PCLK = \frac{SYS_CLK}{2}$

The RTC uses the ERTCO for its clock source. Optionally, the RTC can run using an internal dedicated 8kHz nano-ring oscillator. See the *Real-Time Clock (RTC)* chapter for details on using this 8kHz nano-ring oscillator for the RTC. All oscillators are reset to their POR reset default state during:

- Power-On Reset
- System Reset

Oscillator settings are not reset during:

- Soft Reset
- Peripheral Reset

Table 4-2 shows each oscillator's enabled state for each type of reset source in the MAX78000.

Note: A Watchdog Timer Reset performs a System Reset.

Table 4-2: Reset Sources and Effect on Oscillator and System Clock


		Reset	Source	
Oscillator	POR	System	Soft	Peripheral
IPO	Disabled	Disabled	Retains State	Retains State
ISO	Enabled	Enabled	Retains State	Retains State
IBRO	Enabled	Enabled	Enabled	Enabled
INRO	Enabled	Enabled	Enabled	Enabled
ERTCO	Disabled	Disabled	Retains State	Retains State
System Clock (SYS_OSC) Source	ISO	ISO	Retains State	Retains State

Analog Devices, Inc. Page 41 of 420



Figure 4-1: MAX78000 Clock Block Diagram shows a high-level diagram of the MAX78000 clock tree.

Figure 4-1: MAX78000 Clock Block Diagram



Analog Devices, Inc. Page 42 of 420



4.3 Operating Modes

The MAX78000 includes multiple operating modes and the ability to fine-tune power options to optimize performance and power. The system supports the following operating modes:

- ACTIVE
- SLEEP
- Low-Power Mode (LPM)
- Micro Power Mode (UPM)
- STANDBY
- BACKUP
- Power Down Mode (PDM)

4.3.1 ACTIVE Mode

In this mode, both the CM4 and the RV32 cores can execute software, and all digital and analog peripherals are available on demand. Dynamic clocking disables peripheral not in use, providing the optimal mix of high performance and low power consumption. The CM4 has access to all System RAM by default. The RV32 has access to *sysram2* and *sysram3* and can be optionally configured to have exclusive access to these RAMs. Additionally, *sysram3* can be configured as a unified internal cache controller for the RV32 allowing simultaneous data access and code execution for the CM4 and RV32 from the internal flash memory.

Each of the peripherals can be individually enabled during active mode or powered down. The CNN and each of the four CNNx16_n Processor Arrays and their associated memories can be powered down or set to active mode.

4.3.2 Low-Power Modes

4.3.2.1 SLEEP

This mode consumes less power but wakes faster because the clocks can optionally be enabled.

The device status is as follows:

- The CM4 (CPU0) is sleeping
- The RV32 (CPU1) is sleeping
- The CNN is optionally available for use
- Each of the four CNNx16 in quadrants is individually configurable for power down
- Standard DMA is available for use
- All peripherals are on unless explicitly disabled before entering SLEEP

4.3.2.1.1 Entering SLEEP

Entering *SLEEP* requires both the CM4 and RV32 to cooperate to enter *SLEEP*. Synchronization is necessary for deterministic entry into *SLEEP*. Two methods are described below, allowing either core to request entry into *SLEEP*. Both methods use the semaphore peripheral interrupt to communicate between the cores.


If the RV32 is driving entry to *SLEEP*, the RV32 notifies the CM4 of a request to enter *SLEEP* using *Multiprocessor Communications*. The CM4 receives the notification and then sends confirmation through the semaphore peripheral to the RV32. The CM4 should then enter *SLEEP* by setting the SCR. *sleepdeep* field to 0 and performing a WFI or WFE instruction. The RV32 should then enter *SLEEP* by performing a WFI instruction or by setting *GCR_PM.mode* to 1, followed by two NOP instructions.

Alternatively, the CM4 can initiate the request to enter *SLEEP* by sending the request to the RV32 using *Multiprocessor Communications*. The RV32 confirms the request through *Multiprocessor Communications* and performs a WFI instruction followed by two NOP instructions. The CM4 should then enter *SLEEP* by setting SCR.*sleepdeep* to 0 and performing a WFI or WFE instruction or by setting *GCR_PM.mode* to 1.

Analog Devices, Inc. Page 43 of 420



Figure 4-2: SLEEP Mode Clock Control



Analog Devices, Inc. Page 44 of 420



4.3.2.2 LPM

This mode is suitable for running the RV32 processor to collect and move data from enabled peripherals. The device status is a follows:

- The CM4, sysram0, and sysram1 are in state retention
- The CNN quadrants and memory are active and configurable.
- The RV32 can access the SPI, UARTS, Timers, I²C, 1-Wire, Timers, Pulse Train Engine, I²S, CRC, AES, TRNG, Comparators, as well as *sysram2* and *sysram3*. *Sysram3* can be configured to operate as the RV32 unified instruction cache.
- The transition from LPM to ACTIVE is faster than the transition from BACKUP to ACTIVE because system
 initialization is not required
- The DMA is in state retention mode
- PWRSEQ GPO and PWRSEQ GP1 registers retain state
- Choose the system PCLK or ISO as the clock source for the RV32 and all peripherals
 - PWRSEQ_LPCN.lpmclksel defaults to use ISO during LPM. Setting this field to 1 uses the PCLK
- The following oscillators are powered down by default, but can be configured by software to remain active:
 - ISO
 - IPO
 - ERTCO
 - INRO
- The following oscillator is enabled:
 - ◆ IBRO

4.3.2.2.1 Entering LPM

Entry into *LPM* should be managed between the two cores using *Multiprocessor Communications* to ensure both cores are in a known state when entering *LPM*.

When the CM4 puts itself into *deep sleep*, the device automatically enters *LPM*, and hardware sets the *GCR_PM.mode* to *LPM*. To place the CM4 in *LPM* mode in software, perform the following instructions.

```
SCR.sleepdeep = 1; // deep sleep mode enabled
WFI (or WFE); // Enter deep sleep mode
```


If the RV32 requests the CM4 to enter *LPM* mode through *Multiprocessor Communications* and the CM4 enters *SLEEP* instead, by setting SCR. *sleepdeep* to 0 and performing a WFI or WFE instruction, the RV32 can put the device into *LPM* by directly setting the *GCR PM.mode* field to *LPM* (8).

Note: The device immediately enters LPM when the GCR_PM.mode field is set to LPM. If the CM4 is not in a known state, issues may occur when exiting LPM.

Analog Devices, Inc. Page 45 of 420



Figure 4-3: LPM Clock and State Retention Diagram



Analog Devices, Inc. Page 46 of 420



4.3.2.3 UPM

This mode is used for extremely low power consumption while using a minimal set of peripherals to provide wake-up capability. The device status during *UPM* is:

- Both CM4 and RV32 are state retained.
- System state and all system RAM are retained
- CNN quadrants are optionally powered off
- CNN memory provides selectable retention
- The GPIO pins retain their state
- All non-UPM peripherals are state retained
- The following oscillators are powered down:
 - IPO
 - ISO
- The following oscillators are enabled:
 - IBRO
 - ERTCO, firmware configurable
 - INRO, firmware configurable
- The following *UPM* peripherals are available for use to wake the device:
 - ◆ LPUARTO
 - LPTMR0
 - LPTMR1
 - LPWDT0
 - LPCOMP0-LPCOMP3
 - GPIO

4.3.2.3.1 Entering UPM

Entering *UPM* mode requires both the CM4 and RV32 to cooperate to enter *UPM* mode. Synchronization is necessary for deterministic entry into *UPM*. Two methods are described below, allowing either core to request entry into *UPM* and ensuring deterministic entry. Both methods use the Semaphore peripheral interrupt to communicate between the cores.


If the RV32 is driving entry to *UPM*, the RV32 notifies the CM4 of a request to enter *UPM* using *Multiprocessor Communications*. The CM4 receives the notification and then sends a confirmation through the semaphore peripheral to the RV32. The CM4 should then enter *SLEEP* by setting SCR. *sleepdeep* to 0 and performing a WFI or WFE instruction. The RV32 sets the *GCR_PM.mode* to *UPM*, followed by two NOP instructions, and the device immediately enters *UPM*.

Alternatively, the CM4 can initiate the request to enter *UPM* by sending the request to the RV32 using *Multiprocessor Communications*. The RV32 confirms the request through *Multiprocessor Communications* and performs a WFI instruction, followed by two NOP instructions. The CM4 then sets the *GCR PM.mode* to *UPM*, and the device immediately enters *UPM*.

Analog Devices, Inc. Page 47 of 420



Figure 4-4: UPM Clock and State Retention Block Diagram



Analog Devices, Inc. Page 48 of 420



4.3.2.4 STANDBY

This mode is used to maintain the system operation while keeping time with the RTC. The device status is as follows:

- Both CM4 and RV32 are state retained.
- System state and all system RAM is retained
- CNN quadrants are powered off
- CNN memory provides selectable retention (optional state retention)
- · GPIO pins retain their state
- · All peripherals retain state
- The following oscillators are powered down:
 - IPC
 - ISO
 - IBRO
- The following oscillators are enabled:
 - ERTCO, firmware configurable
 - INRO

4.3.2.4.1 Entering STANDBY

Entering *STANDBY* requires both the CM4 and RV32 to enter *STANDBY* mode. Synchronization is necessary for deterministic entry into *STANDBY*. Two methods are described below, allowing either core to request entry into *STANDBY* and ensuring deterministic entry. Both methods use the semaphore peripheral interrupt to communicate between the cores.


If the RV32 is driving entry to *STANDBY*, the RV32 notifies the CM4 of a request to enter *STANDBY* using *Multiprocessor Communications*. The CM4 receives the notification and then sends a confirmation through the semaphore peripheral to the RV32. The CM4 should then enter *SLEEP* by setting SCR. *sleepdeep* to 0 and performing a WFI or WFE instruction. The RV32 sets the *GCR_PM.mode* to *STANDBY*, followed by two NOP instructions, and the device immediately enters into *STANDBY*.

Alternatively, the CM4 can initiate the request to enter *STANDBY* by sending the request to the RV32 using *Multiprocessor Communications*. The RV32 confirms the request through *Multiprocessor Communications* and performs a WFI instruction followed by two NOP instructions. The CM4 then sets the *GCR_PM.mode* to *STANDBY*, and the device immediately enters *STANDBY*.

Analog Devices, Inc. Page 49 of 420



Figure 4-5: STANDBY Mode Clock and State Retention Block Diagram



Analog Devices, Inc. Page 50 of 420



4.3.2.5 BACKUP

This mode is used to maintain the System RAM. The device status is as follows:

- CM4 and RV32 are powered off.
- Sysram0, sysram1, sysram2, and sysram3 can be independently configured for state retention, as shown in Table 4-3.
- User-configurable CNN memory retention
- All peripherals are powered off
- The following oscillators are powered down:
 - IPO
 - ISO
 - IBRO
 - ◆ INRO
- The following oscillators are enabled:
 - ERTCO (The RTC peripheral can be turned off, but not the oscillator)

Table 4-3 System RAM Retention in BACKUP Mode

RAM Block #	Size	State Retention Control
sysram0	32KB + ECC if enabled	PWRSEQ_LPCN.ramret0
sysram1	32KB	PWRSEQ_LPCN.ramret1
sysram2	48KB	PWRSEQ_LPCN.ramret2
sysram3	16KB	PWRSEQ_LPCN.ramret3

4.3.2.5.1 Entering BACKUP


Entering *BACKUP* mode does not require synchronization between the RV32 and CM4 cores. However, it is recommended that *Multiprocessor Communications* are used to ensure both cores are aware of entry into *BACKUP* and complete any memory transactions before entry.

Either core can set GCR_PM.mode to BACKUP, and the device immediately enters BACKUP.

Analog Devices, Inc. Page 51 of 420



Figure 4-6: BACKUP Mode Clock and State Retention Block Diagram



Analog Devices, Inc. Page 52 of 420



4.3.2.6 PDM

This mode is used during product level distribution and storage. The device status is as follows:

- The CM4 and RV32 are powered off
- All peripherals and all RAMs are powered down
- All oscillators are powered down
- There is no data retention in this mode, but values in the flash are preserved
- V_{REGI} POR voltage monitor is operational.
- Exit from PDM is possible through an external reset (RSTN) or a wake-up event using either P3.0 or P3.1 if configured.

4.3.2.6.1 Entering PDM


Entering *PDM* does not require synchronization between the RV32 and CM4 cores. However, it is recommended that *Multiprocessor Communications* is used to ensure both cores are aware of entry into *PDM* and complete any flash memory transactions.

Either core can set GCR_PM.mode to PDM, and the device immediately enters PDM.

Analog Devices, Inc. Page 53 of 420



Figure 4-7: PDM Clock and State Retention Block Diagram



Analog Devices, Inc. Page 54 of 420



4.4 Wake-Up Sources for Each Operating Mode

In all operating modes other than *ACTIVE*, wake-up sources are required to re-enter *ACTIVE* operation. *Table 4-4* shows available wake-up sources for each operating mode of the MAX78000.

Note: Each wake-up source must be enabled individually except for External Reset, which is hardware controlled.

Table 4-4: Wake-Up Sources for Each Operating Mode in the MAX78000

Operating Mode	Anv Peripheral Interrupts	External Reset	RV32	CNN	CNN FIFO	SPI1	SPIO	12S	12C2	12C1	2C0	LPUARTO (UART3)	UART2	UART1	UARTO	LPTMR1 (TMR5)	LPTMR0 (TMR4)	TMR3	TMR2	TMR1	TMRO	LPWDT0 (WDT1)	WDT0	LPCOMP3	LPCMOP2	LPCMOP1	сомро	RTC	WUT	GPIO3	GPI02	GPIO1	GPI00
SLEEP	~	√	✓	√	√	√	√	√	~	√	√	✓	√	√	✓	√	√	✓	✓	✓	✓	✓	√	~	✓	√							
LPM		~	/	>	~	~			~	>	~	~	✓	>	~	~	√	✓	✓	~	~	✓	√	✓	√	✓	√	√	√	~	~	~	√
UPM		~										~				~	~					~		~	~	~	~	~	~	~	~	~	√
STANDBY		✓																									√	√	√	√	~	~	√
BACKUP		✓																									√	√	√	√	~	~	√
PDM		~																												~			

4.5 Device Resets

Four device resets are available:

- Peripheral Reset
- Soft Reset
- System Reset
- Power-On Reset

On completion of any of the four reset cycles, all peripherals are reset. On completion of any reset cycle, HCLK and PCLK are operational, the CPU core receives clocks and power, and the device is in *ACTIVE*. Program execution begins at the reset vector address.

The contents of the always-on domain (AoD) are reset only on power-cycling VCOREA, VCOREB, VDDA, VDDIOH, or VREGI.

The on-chip peripherals can also be reset to their POR default state using the two reset registers, GCR_RSTO and GCR_RST1.

Table 4-5 shows the effects of each reset type on each of the operating modes.

Analog Devices, Inc. Page 55 of 420



Table 4-5: Reset and Low-Power Mode Effects

	Periphera I Reset ⁴	Soft Reset ⁴	System Reset ⁴	POR	ACTIVE	SLEEP	LPM	UPM	BACKUP ³	PDM
IPO	-	-	Off	Off	R	-	FW	Off	Off	Off
ISO	-	-	On	Off	R	-	FW	Off	Off	Off
ERTCO	-	-	-	Off	FW	FW	FW	FW	FW	Off
IBRO	-	-	Off	Off	R	-	FW	FW	Off	Off
ERFO	-	-	Off	Off	R	-	Off	Off	Off	Off
INRO	On	On	On	On	On	On	On	On	On	Off
SYS_CLK	On	On	On ²	On ²	On	On	Off	Off	Off	Off
CPU Clock	On	On	On	On	On	Off	Off	Off	Off	Off
RTC				Reset	FW	FW	FW	FW	FW	Off
WDT0,WDT1	-	Reset	Reset	Reset	FW	Off	Off	Off	Off	Off
GPIO0-GPIO2	-	Reset	Reset	Reset	R	-	=	1	-	-
GPIO3	-	N/A	Reset	Reset	FW	FW	FW	FW	FW	FW
All Other Peripherals	Reset	Reset	Reset	Reset	R	-	R	R	Off	Off
Always-On Domain	-	-	-	Reset	-	-	-	-	-	-
RAM Retention	-	-	-	Reset	-	-	On	On	FW	Off

Table key:

FW = Controlled by firmware

On = Enabled by hardware (Cannot be disabled)

Off = Disabled by hardware (Cannot be enabled)

- = No Effect

R = Restored to previous ACTIVE setting when exiting LPM and UPM, restored to system reset state when exiting BACKUP or STORAGE.

- 1: The always-on domain (AoD) is only reset on power-cycling V_{COREA}, V_{COREB}, V_{DDA}, V_{DDIOH}, or V_{REGI}
- 2: On a system reset or POR, the ISO is automatically set as the SYS_OSC.
- 3: A system reset occurs when returning from BACKUP or PDM low-power mode.
- 4: Peripheral, soft and system resets are initiated by software though the *GCR_RSTO* register. System reset can also be triggered by the RSTN device pin or a Watchdog reset.

4.5.1 Peripheral Reset

Peripheral reset resets all peripherals. The CPU retains its state. The GPIO, watchdog timers, AoD, RAM retention, and general control registers (GCR), including the clock configuration, are unaffected.

To start a peripheral reset, set *GCR_RSTO.periph* to 1. The reset is completed immediately upon setting *GCR_RSTO.periph* to 1.

4.5.2 Soft Reset

A soft reset is the same as a peripheral reset except that it also resets the GPIO to its POR state.

To perform a soft reset, set GCR RSTO.soft to 1. The reset occurs immediately upon setting GCR RSTO.soft to 1.

Analog Devices, Inc. Page 56 of 420



4.5.3 System Reset

A system reset is the same as a soft reset, except it also resets all GCR, resetting the clocks to their POR default state. The CPU state is reset, as well as the watchdog timers. The AoD and RAM are unaffected.

A watchdog timer reset event initiates a system reset. To start a system reset, set GCR_RSTO.sys to 1.

4.5.4 Power-On Reset

A POR resets everything in the device to its default state. A POR results from V_{COREA} , V_{COREB} , V_{DDA} , or V_{REGI} falling below their reset voltage level. Refer to the *MAX78000 data sheet* for details of the reset voltage levels.

4.6 Unified Internal Cache Controllers

The MAX78000 includes two unified internal cache controllers. ICC0 is the cache controller used for the CM4. ICC1, if enabled, is dedicated to the RV32 core. ICC1 uses *sysram3* as the cache memory. If ICC1 is enabled, *sysram3* is not accessible as SRAM (address range 0x2001 C000 to 0x2001 FFFF).

Both caches, ICCO and ICC1, include a line buffer, tag RAM, and a 16KB 2-way set associative RAM when enabled.

4.6.1 Enabling the Internal Cache Controllers

Enabling ICC1 for use as the cache controller for the RV32 requires using sysram3 as the cache memory.

Note: The contents of sysram3 are lost when ICC1 is enabled, and sysram3 is not accessible for data reads or writes as part of the memory map.

Note: Before enabling ICC1 as a cache controller, sysram3 should be zeroized.

Perform the following steps to enable each ICC:

- 1. Set the ICCn_CTRL.en to 0, ensuring the cache is invalidated when enabled.
- 2. Set ICCn CTRL.en to 1.
- 3. Read ICCn CTRL.rdy until it returns 1.
- 4. Zeroize the ICC instance by setting GCR_MEMZ.icc0 or GCR_MEMZ.icc1 to 1.

4.6.2 Disabling the ICC

Disable an ICC instance by setting ICCn_CTRL.en to 0.

To use *sysram3* as data RAM, first, disable the ICC1 instance as described above. When ICC1 is disabled, *sysram3* is accessible as data RAM by both the CM4 and RV32 controllers unless *sysram3* is configured for exclusive access by the RV32 core only.

4.6.3 Invalidating the ICC Cache and Tag RAM

Invalidate the contents of a specific ICC instance by setting the ICCn_INVALIDATE register to 1. Once invalidated, the system flushes the cache. Read the ICCn_CTRL.rdy field until it returns 1 to determine when the flush is completed.

4.6.4 Flushing the ICC

Flush ICCO using the system configuration register (*GCR_SYSCTRL*). Set *GCR_SYSCTRL.iccO_flush* to 1 to immediately flush the contents of the 16KB cache and tag RAM.

Flush ICC1 using the RV32 Control Register (FCR_URVCTRL). Set FCR_URVCTRL.icc1_flush to 1 to immediately flush the contents of the 16KB cache and tag RAM.

Analog Devices, Inc. Page 57 of 420



4.6.5 Internal Cache Control Registers (ICC)

See *Table 3-3* for the base address of this peripheral/module. See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Table 4-6: Instruction Cache Controller Register Summary

Offset	Register	Name				
[0x0000]	ICCn_INFO	Cache ID Register				
[0x0004]	ICCn_SZ	Cache Memory Size Register				
[0x0100]	ICCn_CTRL	Instruction Cache Control Register				
[0x0700]	ICCn_INVALIDATE	Instruction Cache Controller Invalidate Register				

4.6.6 ICCO Register Details

Table 4-7: ICCO Cache Information Register

ICC0 Cach	e Information			ICCn_INFO	[00000]			
Bits	Field	Access	Reset	Description				
31:16	-	RO	0	Reserved				
15:10	id	R	-	Cache ID This field returns the ID for the cac	che instance.			
9:6	partnum	R	-	Cache Part Number This field returns the part number indicator for the cache instance.				
5:0	relnum	R	-	Cache Release Number This field returns the release numb	per for the cache instance.			

Table 4-8: ICCO Memory Size Register

ICC0 Mem	nory Size			ICCn_SZ [0x0004]						
Bits	Field	Access	Reset	Description						
31:16	mem	R	-	Addressable Memory Size This field indicates the size of addre instance in 128KB units.	ssable memory by the cache controller					
15:0	cch	R	-	Cache Size This field returns the size of the cache RAM in 1KB units. 16: 16KB Cache RAM						

Table 4-9: ICCO Cache Control Register

ICC0 Cach	e Control			ICCn_CTRL [0x0100]				
Bits	Field	Access	Reset	Description				
31:17	-	R/W	-	Reserved				

Analog Devices, Inc. Page 58 of 420



ICC0 Cach	e Control			ICCn_CTRL	[0x0100]
Bits	Field	Access	Reset	Description	
16	rdy	R	-	Ready	
					ytime the cache as a whole is invalidated atically sets this field to 1 when the invalidate ne is ready.
				Cache invalidation in process. Cache is ready.	
				Note: While this field reads 0, the co	ache is bypassed, and reads come directly from
15:1	-	R/W	-	Reserved	
0	en	R/W	0	Cache Enable	
				Set this field to 1 to enable the cach contents, and the line fill buffer har	ne. Setting this field to 0 invalidates the cache odles all reads.
				0: Disable 1: Enable	

Table 4-10: ICCO Invalidate Register

ICCO Invalidate				ICCn_INVALIDATE	[0x0700]
Bits	Field	Access	Reset	Description	
31:0	invalid	W	-	Invalidate	
				Writing any value to this register in	validates the cache.

4.7 RAM Memory Management

This device has many features for managing the on-chip RAM. The on-chip RAM includes the data RAM, the unified cache controllers (ICCO and ICC1), the CNN RAM, and the peripheral FIFOs.

4.7.1 On-Chip Cache Management

The MAX78000 includes two unified internal cache controllers for code and data fetches from the flash memory. The caches can be enabled, disabled, zeroized, and flushed. See section *Unified Internal Cache Controller* for details.

4.7.2 RAM Zeroization

The GCR memory zeroize register, *GCR_MEMZ*, allows clearing memory for software or security reasons. Zeroization writes all zeros to the specified memory.

The following SRAM memories can be zeroized:

Analog Devices, Inc. Page 59 of 420



- Each of the System RAMs can be individually zeroized by setting the respective GCR_MEMZ bit:
 - ◆ GCR_MEMZ.ram0
 - ◆ GCR_MEMZ.ram0ecc
 - ◆ GCR_MEMZ.ram1
 - ◆ GCR MEMZ.ram2
 - ◆ GCR MEMZ.ram3
- ICCO 16KB Cache
- GCR_MEMZ.icc0
- ICC1 16KB Cache, if enabled
 - ◆ GCR_MEMZ.icc1
 - Each of the CNNx16n processor arrays supports zeroizing the tornado RAM, mask RAM, bias RAM, and data SRAM:
 - CNNx16_n_TEST.tramz set to 1 to zero, read CNNx16_n_TEST.tallzdone until 1 for completion
 - CNNx16_n_TEST.mramz set to 1 to zero, read CNNx16_n_TEST.mallzdone until 1 for completion
 - CNNx16_n_TEST.bramz set to 1 to zero, read CNNx16_n_TEST.ballzdone until 1 for completion
 - CNNx16_n_TEST.sramz set to 1 to zero, read CNNx16_n_TEST.sallzdone until 1 for completion

4.8 Miscellaneous Control Registers (MCR)

See *Table 3-3* for the base address of this peripheral/module. See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Table 4-11: Miscellaneous Control Register Summary

Offset	Register Name	Access	Description		
[0x0000]	MCR_ECCEN	R/W	Error Correction Coding Enable Register		
[0x0004]	MCR_IPO_MTRIM	R/W	IPO Manual Trim Register		
[0x0008]	MCR_OUTEN	R/W	Miscellaneous Output Enable Register		
[0x000C]	MCR_CMP_CTRL	R/W	Comparator Control Register		
[0x0010]	MCR_CTRL	R/W	Miscellaneous Control Register		
[0x0020]	MCR_GPIO3_CTRL	R/W	GPIO3 Pin Control Register		

4.8.1 Miscellaneous Control Register Details

Table 4-12: Error Correction Coding Enable Register

Error Corr	Error Correction Coding Enable			MCR_ECCEN	[0x0000]
Bits	Name	Access	Reset	Description	
31:1	-	RO	0	O Reserved	
0	ram0	R/W	0	System RAM 0 ECC Enable Set this field to 1 to enable ECC for sysram0. 0: Disabled 1: Enabled	

Analog Devices, Inc. Page 60 of 420



Table 4-13: IPO Manual Register

IPO Manu	ual Trim			MCR_IPO_MTRIM	[0x0004]
Bits	Name	Access	Reset	Description	
31:9	-	RO	0	Reserved	
8	trim_range	R/W	0	Trim Range Select If this bit is set to 1, the value loaded into the MCR_IPO_MTRIM.mtrim field must be greater than the trim setting in the TRIMSIR_IPOLO.ipo_limitlo field. If this bit is set to 0, the value loaded into the MCR_IPO_MTRIM.mtrim field must be less than the trim setting in the TRIMSIR_CTRL.ipo_limithi field.	
				0: MCR_IPO_MTRIM.mtrim < TRIMSIR_IPOLO.ip 1: MCR_IPO_MTRIM.mtrim > TRIMSIR_CTRL.ipo	_
7:0	mtrim	R/W	0x04	Manual Trim Value Set this value to the desired manual trim based or MCR_IPO_MTRIM.trim_range. If MCR_IPO_MTRIM.trim_range is 0, the value in tin TRIMSIR_IPOLO.ipo_limitlo. If MCR_IPO_MTRIM.trim_range is 1, the value in to value in TRIMSIR_CTRL.ipo_limithi.	this field must be less than the value

Table 4-14: Output Enable Register

Output E	Output Enable			MCR_OUTEN [0x0008]	
Bits	Name	Access	Reset	Description	
31:2	-	RO	0	Reserved	
1	pdown_out_en	R/W	0	0 Power Down Output Enable on P3.0	
				Set this field to 1 to enable the power down outpout active in <i>BACKUP</i> and <i>STANDBY</i> .	ut, P3.0 AF1 (PDOWN). PDOWN is
				0: PDOWN output not enabled on P3.0 1: PDOWN output is enabled on P3.0	
0	sqwout_en	R/W	0	O Square Wave Output Enable on P3.1 (SQWOUT)	
				Set this field to 1 to enable the square wave outpo	ut on P3.1 AF1 (SQWOUT).
				0: Square wave output not enabled on P3.1.	
				1: Square wave output enabled on P3.1.	

Table 4-15: Comparator 0 Control Register

	able 4 13. Comparator o Control negister						
Comparator 0 Control				MCR_CMP_CTRL	[0x000C]		
Bits	Name	Access	Reset	Description			
31:16	-	RO	0	Reserved			
15	if	R/W1C	0	Comparator 0 Interrupt Flag			
				This field is set to 1 by hardware when the comparator output changes to the as set using the MCR_CMP_CTRL.pol field. Write 1 to clear this flag.			
				0: No interrupt 1: Interrupt occurred			
14	out	RO	*	Comparator 0 Output			
				This field is the comparator output state.			
				0: Output low			
				1: Output high			
13:7	-	RO	0	Reserved			

Analog Devices, Inc. Page 61 of 420



Comparat	Comparator 0 Control			MCR_CMP_CTRL	[0x000C]
Bits	Name	Access	Reset	Description	
6	int_en	R/W	0	Comparator 0 Interrupt Enable	
				Set this field to 1 to enable the interrupt for compara-	tor 0.
				0: Interrupt disabled 1: Interrupt enabled	
5	pol	R/W	0	Comparator 0 Interrupt Polarity Select	
				Set this field to select the polarity of the output change that generates a comparator 3 interrupt.	
				0: Interrupt occurs from a transition from low to high 1: Interrupt occurs from a transition from high to low	
4:1	-	RO	0	Reserved	
0	en	R/W	0	Comparator 0 Enable	
				Set this field to 1 to enable the comparator	
				0: Comparator disabled 1: Comparator enable	

Table 4-16: Miscellaneous Control Register

Miscellar	eous Control			MCR_CTRL	[0x0010]	
Bits	Name	Access	Reset	Description		
31:10	-	RO	0	Reserved		
9	simo_rstd	R/W	0	O SIMO System Reset Disable If this field is set, the SIMO is only reset by a POR. When this bit is set, the VSET unchanged when exiting all low-power modes.		
				0: The SIMO is reset by all system resets. 1: The SIMO is only reset by a Power-On Reset.		
8	simo_clkscl_en	R/W	0	SIMO Clock Scaling Enable Set this field to 1 to enable dynamic clock scaling when enabled, the SIMO clock slows down in low consumption.		
				0: SIMO clock scaling disabled 1: SIMO clock scaling enabled		
7:4	-	DNM	0x01	Reserved		
3	ertco_en	R/W	0	ERTCO Enable for LPM and UPM Set this field to 1 to enable the ERTCO in LPM and UPM. 0: ERTCO disabled 1: ERTCO enabled		
2	inro_en	R/W	0	INRO Enable Set this field to 1 to enable the INRO in <i>LPM</i> and <i>L</i>	JPM	
				0: INRO disabled 1: INRO enabled		
1:0	-	RO	0	Reserved		

Analog Devices, Inc. Page 62 of 420



4.8.1.1 **GPIO 3 Control**

Table 4-17: GPIO3 Pin Control Register

GPIO3 Pin Control				MCR_GPIO3_CTRL	[0x0020]	
Bits	Name	Access	Reset	Description		
31:8	-	RO	0	Reserved		
7	p31_in	RO	See	GPIO3 Pin 1 Input Status		
			Description	Read this field to determine the input status of P3	3.1.	
				0: Input Low 1: Input High		
6	p31_pe	R/W	0	GPIO3 Pin 1 Pull-up Enable		
				Set this bit to 1 to enable the pullup resistor for P	23.1	
				0: Pull-up Disabled 1: Pull-up Enabled		
5	p31_oe	R/W	0	GPIO3 Pin 1 Output Enable		
				Set this bit to 1 to enable P3.1 for output mode.		
				0: Input mode		
		,		1: Output mode enabled.		
4	p31_do	R/W	0	GPIO3 Pin 1 Data Output		
				If p31_oe is set to 1, this field is used to control the	he output state of P3.1.	
				0: Output low if <i>p31_oe</i> is 1 1: Output high if <i>p31_oe</i> is 1.		
3	p30_in	RO	See	GPIO3 Pin 0 Input Status		
			Description	Read this field to determine the input status of P3	3.0.	
				0: Input Low		
				1: Input High		
2	p30_pe	R/W	0	GPIO3 Pin 0 Pull-up Enable		
				Set this bit to 1 to enable the pullup resistor for P	23.0	
				0: Pull-up Disabled		
	-20	D/M	0	1: Pull-up Enabled		
1	p30_oe	R/W	0	GPIO3 Pin 0 Output Enable		
				Set this bit to 1 to enable P3.0 for output mode.		
				0: Input mode		
0	p30_do	R/W	0	1: Output mode enabled.		
U	p55_46	, **		GPIO3 Pin 0 Data Output If p30_oe is set to 1, this field is used to control the	he output state of D2 O	
					ne output state of F3.0.	
				0: Output low if <i>p30_oe</i> is 1 1: Output high if <i>p30_oe</i> is 1.		

4.9 Single Inductor Multiple Output Power Supply (SIMO)

The SIMO switch mode power supply allows the device to operate autonomously from a single lithium cell. The SIMO provides three buck switching regulators (V_{REGO_A} thru V_{REGO_C}). Each of the three regulator voltages can be controlled by either CPU individually. For the SIMO to operate properly, the three buck regulator outputs must drive the power supply pins of the device, as shown in *Table 4-18*.

Analog Devices, Inc. Page 63 of 420



4.9.1 Power Supply Monitor

The system also provides a power monitor that monitors the external power supplies relative to the on-chip bandgap voltage. The following power supplies are monitored:

- VCOREA (VCOREA) Digital Core Supply Voltage A for the AoD
- VCOREB (VCOREB) Digital Core Supply Voltage B
- VDDIO (VDDIO) GPIO Supply Voltage
- VDDIOH (V_{DDIOH}) GPIO High Supply Voltage
- VDDA (V_{DDA}) AoD Analog Supply Voltage
- VREGI (VREGI) Input Supply Voltage, Battery

If the voltage drops below the trigger threshold, all registers and peripherals in that power domain are reset. This improves reliability and safety by guarding against a low voltage condition corrupting the contents of the registers and the device state.

Refer to the device data sheet electrical characteristics for the trigger threshold values and power fail reset voltages.

Table 4-18: SIMO Power Supply Device Pin Connectivity

SIMO Supply Output Pin	Connection	Device Power Supply Input Pin	Supply Monitor Reset Action
V_{REGO_A}	\rightarrow	V_{DDA}	POR
V_{REGO_B}	\rightarrow	V_{COREB}	POR
V_{REGO_C}	\rightarrow	V_{COREA}	POR
-	-	V_{REGI}	POR
-	-	V _{DDIO} Power On	GPIO pad held in reset until the voltage rises above its threshold
-	-	V _{DDIOH} Power On	GPIO pad held in reset until the voltage rises above its threshold
-	-	V _{DDIO}	GPIO pad logic enters POR
-	-	V _{DDIOH}	GPIO pad logic enters POR

4.9.2 Single Inductor Multiple Output Registers (SIMO)

See *Table 3-3* for the SIMO Controller Peripheral Base Address.

Table 4-19: SIMO Controller Register Summary

Offset	Register	Access	Name
[0x0004]	SIMO_VREGO_A	R/W	Buck Voltage Regulator A Control Register
[8000x0]	SIMO_VREGO_B	R/W	Buck Voltage Regulator B Control Register
[0x000C]	SIMO_VREGO_C	R/W	Buck Voltage Regulator C Control Register
[0x0014]	SIMO_IPKA	RO	Reserved. Do not modify this register.
[0x0018]	SIMO_IPKB	RO	Reserved. Do not modify this register.
[0x001C]	SIMO_MAXTON	RO	Reserved. Do not modify this register.
[0x0020]	SIMO_ILOAD_A	RO	Reserved. Do not modify this register.
[0x0024]	SIMO_ILOAD_B	RO	Reserved. Do not modify this register.
[0x0028]	SIMO_ILOAD_C	RO	Reserved. Do not modify this register.
[0x0030]	SIMO_BUCK_ALERT_THR_A	RO	Reserved. Do not modify this register.

Analog Devices, Inc. Page 64 of 420



Offset	Register	Access	Name
[0x0034]	SIMO_BUCK_ALERT_THR_B	RO	Reserved. Do not modify this register.
[0x0038]	SIMO_BUCK_ALERT_THR_C	RO	Reserved. Do not modify this register.
[0x0040]	SIMO_BUCK_OUT_READY	RO	Buck Regulator Output Ready Register
[0x0044]	SIMO_ZERO_CROSS_CAL_A	RO	Reserved. Do not modify this register.
[0x0048]	SIMO_ZERO_CROSS_CAL_B	RO	Reserved. Do not modify this register.
[0x004C]	SIMO_ZERO_CROSS_CAL_C	RO	Reserved. Do not modify this register.

4.9.3 Single Inductor Multiple Output (SIMO) Registers Details

Table 4-20: SIMO Buck Voltage Regulator A Control Register

SIMO Buc	k Voltage Regula	tor A Control		SIMO_VREGO_A	[0x0004]
Bits	Field	Access	Reset	Description	
31:8	-	RO	-	Reserved	
7	rangea	R/W	1	Regulator Output A Range This field selects the regulator ou	tput range for V_{REGO_A} .
				0: 0.5V to 1.77V 1: 0.6V to 1.87V	
6:0	vseta	R/W	0x78h	Regulator Output A Voltage	
					presents 10mV allowing output voltage settings um of the <i>SIMO_VREGO_A.rangea</i> selected.
				SIMO_VREGO_A.rangea = 1: Ou	$utput Voltage = 0.6V + (10mV \times vseta)$
				SIMO_VREGO_A.rangea = 0: 0:	utput Voltage = $0.5V + (10mV \times vseta)$
				Default: 0x78 = SIMO_VREGO_A.I SIMO_VREGO_A.rangea = 1, Outp	rangea = 0, Output Voltage = 1.7V; out Voltage = 1.8V
				Warning: When this regulator is a Supply Device Pin Connectivity, th	connected as shown in Table 4-18: SIMO Power are following apply:
				indicated in the device 2. Setting the regulator to	or this regulator must be followed for V _{DDA} as data sheet. a voltage below the power-fail reset voltage ower monitor reset action.

Table 4-21: SIMO Buck Voltage Regulator B Control Register

SIMO Bud	k Voltage Regula	ntor B Control		SIMO_VREGO_B	[0x0008]
Bits	Field	Access	Rese	et Description	
31:8	-	RO	-	Reserved	
7	rangeb	R/W	1	Regulator Output B Range	
				This field selects the regulator or	utput range for V _{REGO_B} .
				0: 0.5V to 1.77V	
				1: 0.6V to 1.87V	

Analog Devices, Inc. Page 65 of 420



SIMO Buck	SIMO Buck Voltage Regulator B Control			SIMO_VREGO_B	[0x0008]	
Bits	Field	Access	Reset	Reset Description		
6:0	vsetb	R/W	0x32h	Regulator Output Voltage		
				Each bit increment in this field represents 10mV allowing output voltage sett from the minimum to the maximum of the SIMO_VREGO_B.rangeb selected.		
				SIMO_VREGO_B.rangeb = 1; Or	$utput\ Voltage = 0.6V + (10mV \times vsetb)$	
				SIMO_VREGO_B.rangeb = 0; 0	$utput\ Voltage = 0.5V + (10mV \times vsetb)$	
				SIMO_VREGO_B.rangeb selected	rangeb = 0, Output Voltage = 1.0V;	
				Warning : When this regulator is a Supply Device Pin Connectivity, th	connected as shown in Table 4-18: SIMO Power the following apply:	
				 The maximum setting for this regulator must be followed for Voindicated in the device data sheet. Setting the regulator to a voltage below the power-fail reset volfor V_{COREB} initiates the power monitor reset action. 		

Table 4-22: SIMO Buck Voltage Regulator C Control Register

	uble 4 22. Sinto buck voltage negatator e control negister							
SIMO Buc	k Voltage Regula	tor C Control		SIMO_VREGO_C	[0x000C]			
Bits	Field	Access	Reset	Description				
31:8	-	RO	-	Reserved				
7	rangec	R/W	1	Regulator Output Range				
				This field elects the regulator out	put range for V _{REGO_C} .			
				0: 0.5V to 1.77V 1: 0.6V to 1.87V				
6:0	vsetc	R/W	0x32h	Regulator Output Voltage				
				Each increment in the register re	presents 10mV.			
				SIMO_VREGO_C.rangec = 1; Ou	$atput\ Voltage = 0.6V + (10mV \times vsetc)$			
				SIMO_VREGO_C.rangec = 0; Ou	$itput\ Voltage = 0.5V + (10mV \times vsetc)$			
				Setting this field to 0x7F results in	n the maximum output voltage per the			
				SIMO_VREGO_C.rangec selected	•			
				SIMO_VREGO_C.rangec = 1, Outp	rangec = 0, Output Voltage = 1.0V; out Voltage = 1.1V			
				Warning: When this regulator is connected as shown in Table 4-18: SIMO Power Supply Device Pin Connectivity, the following apply:				
				1. The maximum setting for this regulator must be followed for V _{COREA} as indicated in the device data sheet.				
				2. Setting the regulator to	a voltage below the power-fail reset voltage			
				for V _{COREA} initiates the _I	power monitor reset action.			

Table 4-23: SIMO High Side FET Peak Current V_{REGO_A} V_{REGO_B} Register

SIMO High	SIMO High Side FET Peak Current V _{REGO_A} V _{REGO_B}			SIMO_IPKA	[0x0014]
Bits	Field	Access	Reset	Description	
31:8	-	RO	-	Reserved	
7:4	ipksetb	RO	8	Reserved	
3:0	ipkseta	RO	8	Reserved	

Analog Devices, Inc. Page 66 of 420



Table 4-24: SIMO High Side FET Peak Current V_{REGO_C} Register

SIMO Hig	SIMO High Side FET Peak Current V _{REGO_C} V _{REGO_D}			SIMO_IPKB	[0x0018]
Bits	Field	Access Reset		Description	
31:4	-	RO	-	Reserved	
3:0	ipksetc	RO	8	Reserved	

Table 4-25: SIMO Maximum High Side FET Time On Register

SIMO Ma	SIMO Maximum High Side FET On Time				SIMO_MAXTON	[0x001C]
Bits	Field	Access	R	eset	Description	
31:4	-	RO		0	Reserved	
3:0	tonset	RO	C	0x8h	Reserved	

Table 4-26: SIMO Buck Cycle Count VREGO_A Register

SIMO Buc	SIMO Buck Cycle Count VREGO_A			SIMO_ILOAD_A	[0x0020]
Bits	Field	Access	Reset	Description	
31:8	-	RO	0	Reserved	
7:0	iloada	RO	0	Reserved	

Table 4-27: SIMO Buck Cycle Count V_{REGO_B} Register

SIMO Buc	k Cycle Count VR	EGO_B		SIMO_ILOAD_B	[0x0024]
Bits	Field	Access	Reset	Description	
31:8	-	RO	0	Reserved	
7:0	iloadb	RO	0	Reserved	

Table 4-28: SIMO Buck Cycle Count V_{REGO_C} Register

SIMO Buc	SIMO Buck Cycle Count VREGO_C			SIMO_ILOAD_C	[0x0028]
Bits	Bits Field Access Reset		Description		
31:8	-	RO	0	Reserved	
7:0	iloadc	RO	0	Reserved	

Table 4-29: SIMO Buck Cycle Count Alert V_{REGO_A} Register

SIMO Bud	SIMO Buck Cycle Count Alert VREGO_A			SIMO_BUCK_ALERT_THR_A	[0x0030]
Bits	Field	Access	Reset	Description	
31:8	-	RO	0	Reserved	
7:0	buckthra	RO	0	Reserved	

Table 4-30: SIMO Buck Cycle Count Alert V_{REGO_B} Register

SIMO Bud	SIMO Buck Cycle Count Alert VREGO_A			SIMO_BUCK_ALERT_THR_B	[0x0034]
Bits	Field	Access	Reset	Description	
31:8	-	RO	0	Reserved	
7:0	buckthrb	RO	0	Reserved	

Analog Devices, Inc. Page 67 of 420



Table 4-31: SIMO Buck Cycle Count Alert V_{REGO_C} Register

SIMO Buck Cycle Count Alert VREGO_A				SIMO_BUCK_ALERT_THR_C	[0x0038]
Bits	Field	Access	Reset	Description	
31:8	-	RO	0	Reserved	
7:0	buckthrc	RO	0	Reserved	

Table 4-32: SIMO Buck Regulator Output Ready Register

SIMO Buck Regulator Output Ready		SIMO_BUCK_OUT_READY	[0x0040]			
Bits	Field	Access	Reset	Description		
31:4	-	RO	0	Reserved		
3	buckoutrdya	RO	0	V _{REGO_A} Output Ready When SIMO_VREGO_A.vseta changes, this bit is set when the output voltage has reached its regulated value. It is not cleared if the output voltage drops below its set value.		
				0: Not ready 1: Ready		
2	buckoutrdyb	RO	0	V _{REGO_B} Output Ready When SIMO_VREGO_B.vsetb changes, this bit is set when the output voltage has reached its regulated value. It is not cleared if the output voltage drops below its set value. 0: Not ready		
1	buckoutrdyc	R/W	0	1: Ready V _{REGO_c} Output Ready When SIMO_VREGO_C.vsetc changes, this bit is set when the output voltage has reached its regulated value. It is not cleared if the output voltage drops below its set value.		
				0: Not ready 1: Ready		
0	-	RO	0	Reserved		

Table 4-33: SIMO Zero Cross Calibration V_{REGO_A} Register

SIMO Zero Cross Calibration V _{REGO_A}				SIMO_ZERO_CROSS_CAL_A	[0x0044]
Bits	Field	Access	Reset	Description	
31:5	-	RO	0	Reserved	
4:0	zxcala	RO	0	Reserved	

Table 4-34: SIMO Zero Cross Calibration V_{REGO_B} Register

SIMO Zero Cross Calibration V _{REGO_B}				SIMO_ZERO_CROSS_CAL_B	[0x0048]
Bits	Field	Access	Rese	et Description	
31:5	-	RO	0	Reserved	
4:0	zxcalb	RO	0	Reserved	

Table 4-35: SIMO Zero Cross Calibration V_{REGO_C} Register

SIMO Zero Cross Calibration V _{REGO_C}				SIMO_ZERO_CROSS_CAL_C	[0x004C]
Bits	Field	Access	Reset	Description	
31:5	-	RO	0	Reserved	

Analog Devices, Inc. Page 68 of 420



SIMO Zero Cross Calibration V _{REGO_C}				SIMO_ZERO_CROSS_CAL_C	[0x004C]
Bits	Field	Access	Reset	Description	
4:0	zxcalc	RO	0	Reserved	
4:0	zxcald	RO	0	Reserved	

4.10 Low-Power General Control Registers (LPGCR)

This set of general control registers provides reset and clock control for the low-power peripherals, including:

- LPUARTO (UART3)
- LPTMR0 (TMR4)
- LPTMR1 (TMR5)
- LPWDT0 (WDT1)
- LPCOMP1, LPCOMP2, and LPCOMP3
- GPIO2

See *Table 3-3* for the base address of this peripheral/module. See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Table 4-36: Low-Power Control Register Summary

Offset	Register	Name
[0x0004]	LPGCR_RST	Reset Control Register
[0x0008]	LPGCR_PCLKDIS	Clock Control Register

4.10.1 Low-Power General Control Registers Details

Table 4-37: Reset Control Register

Low-Pow	Low-Power Reset Control			LPGCR_RST	[0x0004]	
Bits	Field	Access	Reset	Description		
31:7	-	RO	0	Reserved		
6	lpcomp	W10	0	Low Power Comparators Reset		
				Write 1 to reset. This field is cleared by hardware when the reset is complete. See <i>Device Resets</i> for additional information.		
5	-	RO	0	Reserved	Reserved	
4	uart3	W10	0	UART3 (LPUART0) Reset		
				Write 1 to reset. This field is cleared See <i>Device Resets</i> for additional info	by hardware when the reset is complete. rmation.	
3	tmr5	W10	0	TMR5 (LPTMR1) Reset		
				Write 1 to reset. This field is cleared by hardware when the reset is complete. See <i>Device Resets</i> for additional information.		
2	tmr4	W10	0	TMR4 (LPTMR0) Reset		
				Write 1 to reset. This field is cleared by hardware when the reset is complete. See <i>Device Resets</i> for additional information.		
1	wdt1	W10	0	WDT1 (LPWDT0) Reset Write 1 to reset. This field is cleared See Device Resets for additional info	by hardware when the reset is complete. rmation.	

Analog Devices, Inc. Page 69 of 420



Low-Power Reset Control				LPGCR_RST	[0x0004]
Bits	Field	Access	Reset	Description	
0	gpio2	W10	0	GPIO2 Reset Write 1 to reset. This field is cleared See Device Resets for additional info	by hardware when the reset is complete. rmation.

Table 4-38: Clock Disable Register

Clock Disa	able			LPGCR_PCLKDIS	[0x008]	
Bits	Field	Access	Reset	Description		
31:7	-	RO	0	Reserved		
6	lpcomp	R/W	0	Low Power Comparators Clock Disal Disabling a clock disables functionali peripheral registers are disabled. Per	ty while also saving power. Reads and writes to	
				Note: This field disables clocks to LPC 0: Enabled 1: Disabled	COMP1, LPCOMP2, and LPCOMP3.	
5	-	RO	0	Reserved		
4	uart3	R/W	0	UART3 (LPUART0) Clock Disable		
				Disabling a clock disables functionali peripheral registers are disabled. Per	ty while also saving power. Reads and writes to ripheral register states are retained.	
				0: Enabled 1: Disabled		
3	tmr5	R/W	0	TMR5 (LPTMR1) Clock Disable		
				Disabling a clock disables functionali peripheral registers are disabled. Per	ty while also saving power. Reads and writes to ripheral register states are retained.	
				0: Enabled 1: Disabled		
2	tmr4	R/W	0	TMR4 (LPTMR0) Clock Disable		
				Disabling a clock disables functionali peripheral registers are disabled. Per	ty while also saving power. Reads and writes to ripheral register states are retained.	
				0: Enabled 1: Disabled		
1	wdt1	R/W	0	WDT1 (LPWDT0) Clock Disable		
				Disabling a clock disables functionali peripheral registers are disabled. Per	ty while also saving power. Reads and writes to ripheral register states are retained.	
				0: Enabled 1: Disabled		
0	gpio2	R/W	0	GPIO2 Clock Disable		
				Disabling a clock disables functionali peripheral registers are disabled. Per	ty while also saving power. Reads and writes to ripheral register states are retained.	
				0: Enabled 1: Disabled		

4.11 Power Sequencer Registers (PWRSEQ)

See *Table 3-3* for the base address of this peripheral/module. See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Analog Devices, Inc. Page 70 of 420



Table 4-39: Power Sequencer Register Summary

Offset	Register	Name
[0x0000]	PWRSEQ_LPCN	Low Power Control Register
[0x0004]	PWRSEQ_LPWKST0	Low Power GPIOO Wakeup Status Flags
[8000x0]	PWRSEQ_LPWKEN0	Low Power GPIO0 Wakeup Enable Register
[0x000C]	PWRSEQ_LPWKST1	Low Power GPIO1 Wakeup Status Flags
[0x0010]	PWRSEQ_LPWKEN1	Low Power GPIO1 Wakeup Enable Register
[0x0014]	PWRSEQ_LPWKST2	Low Power GPIO2 Wakeup Status Flags
[0x0018]	PWRSEQ_LPWKEN2	Low Power GPIO2 Wakeup Enable Register
[0x001C]	PWRSEQ_LPWKST3	Low Power GPIO3 Wakeup Status Flags
[0x0020]	PWRSEQ_LPWKEN3	Low Power GPIO3 Wakeup Enable Register
[0x0030]	PWRSEQ_LPPWST	Low Power Peripheral Wakeup Status Register
[0x0034]	PWRSEQ_LPPWEN	Low Power Peripheral Wakeup Enable Register
[0x0048]	PWRSEQ_GP0	General Purpose Register 0
[0x004C]	PWRSEQ_GP1	General Purpose Register 1

4.11.1 Power Sequencer Register Details

Table 4-40: Low Power Control Register

Low Powe	er Control			PWRSEQ_LPCN [0x0000]		
Bits	Field	Access	Reset	Description		
31	lpwkst_clr	R/W1	0	Low Power Wakeup Status Register Clear		
				Write 1 to this field to clear the Lo	ow Power Wakeup Status registers:	
				 PWRSEQ_LPWKST0 		
				PWRSEQ_LPWKST1		
				PWRSEQ_LPWKST2		
				PWRSEQ_LPWKST3		
				PWRSEQ_LPPWST		
					all the Low Power Wakeup Status registers. rs this field when the registers are cleared.	
30:12	-	DNM	0	Reserved, Do Not Modify		
				Band Gap Disable for LPM and B	ACKUP Mode	
11	bg_dis	R/W	1	Setting this field to 1 (default) dis mode.	ables the Bandgap during LPM and BACKUP	
				0: System Bandgap is on in LPM	and BACKUP modes	
				1: System Bandgap is off in LPN	1 and BACKUP modes.	
10	-	RO	0	Reserved		
				Low Power Mode Clock Select		
9	lpmfast	R/W	0	If the ISO is selected (default), fas INRO disables fast <i>LPM</i> entry.	st LPM entry is enabled. Setting the clock to	
				0: ISO used for entering <i>LPM</i> (Fa	•	

Analog Devices, Inc. Page 71 of 420



Low Power Control				PWRSEQ_LPCN	[0x0000]
Bits	Field	Access	Reset	Description	
8	lpmclksel	R/W	1	Low Power Mode APB Clock Select	
				This field selects the clock source during <i>LPM</i> .	for the RV32 (CPU1) and other APB peripherals
				0: PCLK is used as the RV32 (CPU1) and APB system clock during <i>LPM</i> . 1: ISO is used as the RV32 (CPU1) and APB system clock during <i>LPM</i> .	
7:4	-	DNM	0	Reserved, Do not modify	
				Note: This field must be set to 0 to maintain future compatibility.	
	ramret3	R/W	0	System RAM 3 Data Retention E	nable for BACKUP
3				Set this field to 1 to enable data retention for <i>sysram3</i> . See <i>SRAM Space</i> for the system RAM configuration.	
				Disable data retention for sysram3 address space in BACKUP. Enable data retention for sysram3 address space in BACKUP.	
2	ramret2	R/W	0	System RAM 2 Data Retention Er	nable for BACKUP
				Set this field to 1 to enable data r system RAM configuration.	retention for sysram2. See SRAM Space for the
				O: Disable data retention for sysram2 address space in BACKUP. 1: Enable data retention for sysram2 address space in BACKUP.	
	ramret1	R/W	0	System RAM 1 Data Retention Er	nable for BACKUP
1				Set this field to 1 to enable data retention for <i>sysram1</i> . See <i>SRAM Space</i> for the system RAM configuration.	
				0: Disable data retention for <i>sysram1</i> address space in <i>BACKUP</i> . 1: Enable data retention for <i>sysram1</i> address space in <i>BACKUP</i> .	
	ramret0	R/W	0	System RAM 0 Data Retention Er	nable for BACKUP
0				Set this field to 1 to enable data r system RAM configuration.	retention for <i>sysram0</i> . See <i>SRAM Space</i> for the
				-	sram0 address space in BACKUP. ram0 address space in BACKUP.

Table 4-41: GPIO0 Low Power Wakeup Status Flags

GPIO0 Lov	w Power Wakeup	Status Flags		PWRSEQ_LPWKST0	[0x0004]
Bits	Field	Access	Reset	Description	
31:0	wakest	R/W1C	0	GPIO0 Pin Wakeup Status Flag	
				Whenever a GPIOO pin, in any power mode, transitions from low-to-high or high-to-low, the pin's corresponding bit in this register is set. The device transitions from a low-power mode to ACTIVE if the corresponding GPIO pin's interrupt enable bit is set in the PWRSEQ_LPWKENO register. Note: Clear this register before entering any low-power mode.	

Analog Devices, Inc. Page 72 of 420



Table 4-42: GPIO0 Low Power Wakeup Enable Registers

GPIO0 Low Power Wakeup Enable				PWRSEQ_LPWKEN0 [0x0008]	
Bits	Field	Access	Reset	Description	
31:0	en	R/W	0	GPIO0 Pin Wakeup Interrupt Ena	ıble
				wake up the device from any low the corresponding GPIOO's bit in	rgister causes an interrupt to be generated to power mode to ACTIVE. A wake-up event sets the PWRSEQ_LPWKSTO register, enabling the natinggered the wake-up event. Bits a GPIO are ignored.
				Note: To enable the MAX78000 to wake up from a low-power mode on a GPIO pin transition, first set the GPIO wake-up enable register bit GCR_PM.gpio_we to 1.	

Table 4-43: GPIO1 Low Power Wakeup Status Flags

GPIO1 Low Power Wakeup Status Flags				PWRSEQ_LPWKST1	[0x000C]
Bits	Field	Access	Reset	Description	
31:10	-	RO	0	Reserved Bits corresponding to unimplemented GPIO are ignored.	
9:0	st	R/W1C	0	high-to-low, the pin's correspond	wer mode to ACTIVE if the corresponding SEQ_LPWKEN1.

Table 4-44: GPIO1 Low Power Wakeup Enable Registers

GPIO1 Low Power Wakeup Enable				PWRSEQ_LPWKEN1	[0x0010]
Bits	Field	Access	Reset	Description	
31:10		RO	0	Reserved	
				Bits corresponding to unimpleme	ented GPIO are ignored.
9:0	en	R/W	0	GPIO1 Pin Wakeup Interrupt Ena	able
				wakes up the device from any low the corresponding GPIO1's bit in	register causes an interrupt to be generated that w-power mode to ACTIVE. A wake-up event sets the PWRSEQ_LPWKST1 register, enabling the n triggered the wake-up event. Bits d GPIO are ignored.
				Note: To enable the MAX78000 to wake up from a low-power mode on a GPIO pin transition, first set the GPIO wake-up enable register bit GCR_PM.gpio_we to 1.	

Table 4-45: GPIO2 Low Power Wakeup Status Flags

GPIO2 Lov	GPIO2 Low Power Wakeup Status Flags				PWRSEQ_LPWKST2	[0x0014]
Bits	Field	Access	Re	eset Description		
31:8		R/W1C		0 Reserved		
					Bits corresponding to unimpleme	nted GPIO are ignored.

Analog Devices, Inc. Page 73 of 420



GPIO2 Low Power Wakeup Status Flags				PWRSEQ_LPWKST2	[0x0014]
Bits	Field	Access	Reset	Description	
7:0	wakest	R/W1C	0	GPIO2 Pin Wakeup Status Flag	
				high-to-low, the pin's correspond	ver mode to ACTIVE if the corresponding SEQ_LPWKEN2.

Table 4-46: GPIO2 Low Power Wakeup Enable Registers

GPIO2 Low Power Wakeup Enable				PWRSEQ_LPWKEN2 [0x0018]		
Bits	Field	Access	Reset	Description		
31:8		RO	0	Reserved		
				Bits corresponding to unimpleme	ented GPIO are ignored.	
7:0	en	R/W	0	GPIO2 Pin Wakeup Interrupt Enable		
				wakes up the device from any lov	register causes an interrupt to be generated that w-power mode to ACTIVE. A wake-up event sets the PWRSEQ_LPWKST2 register, enabling the n triggered the wake-up event.	
				Note: To enable the MAX78000 to pin transition, first set the GPIO w GCR_PM.gpio_we to 1.	o wake up from a low-power mode on a GPIO vake-up enable register bit	

Table 4-47: GPIO3 Low Power Wakeup Status Flags

GPIO3 Low Power Wakeup Status Flags				PWRSEQ_LPWKST3	[0x001C]
Bits	Field	Access	Reset	Description	
31:2		RO	0	Reserved	
1:0	wakest	R/W1C	0	GPIO3 Pin Wakeup Status Flag	
				high-to-low, the corresponding b unimplemented GPIO are ignored	wer mode to ACTIVE if the corresponding
				Note: Clear this register before er	ntering any low-power mode.

Table 4-48: GPIO3 Low Power Wakeup Enable Registers

GPIO3 Low Power Wakeup Enable				PWRSEQ_LPWKEN3	[0x0020]
Bits	Field	Access	Reset	Description	
31:2		RO	0	Reserved	
1:0	en	R/W	0	GPIO3 Pin Wakeup Interrupt Ena	ıble
				wakes up the device from any low the corresponding GPIO3's bit in	rgister causes an interrupt to be generated that expower mode to ACTIVE. A wake-up event sets the PWRSEQ_LPWKST3 register, enabling the natinggered the wake-up event. Bits digPIO are ignored.
				Note: To enable the MAX78000 to wake up from a low-power mode on a GPIC pin transition, first set the GPIO wake-up enable register bit GCR_PM.gpio_we = 1.	

Analog Devices, Inc. Page 74 of 420



Table 4-49: Low Power Peripheral Wakeup Status Flags

Low Powe	Low Power Peripheral Wakeup Status Flags			PWRSEQ_LPPWST	[0x0030]
Bits	Field	Access	Reset	Description	
31:18		RO	0	Reserved	
17	reset	R/W1C	0	Reset Detected Wakeup Flag	
				This field is set when an external	reset caused the wake-up event.
16	backup	R/W1C	0	BACKUP Mode Wakeup Flag	
				This field is set when the device v	vakes up from <i>BACKUP</i> .
15:5	-	RO	0	Reserved	
4	comp0	R/W1C	0	Comparator 0 Wakeup Flag	
				This field is set if the wake-up event was the result of a comparator 0 trigger	
				event.	
3:0	=	RO	0	Reserved	

Table 4-50: Low Power Peripheral Wakeup Enable Registers

ow Powe	r Peripheral Wa	keup Enable		PWRSEQ_LPPWEN	[0x0034]
Bits	Field	Access	Reset	Description	
31:27		RO	0	Reserved	
26	lpcomp	R/W	0	Low Power Comparator Interrup	t Wakeup Enable
				Set this field to 1 to enable wake-	-up events from the LPCOMPn interrupt.
				0: Disable wake-up on interrupt 1: Enable wake-up on interrupt	
25	spi1	R/W	0	SPI1 Interrupt Wakeup Enable	
				Set this field to 1 to enable wake-	-up events from the SPI1 interrupt.
				0: Disable wake-up on interrupt 1: Enable wake-up on interrupt	
24	i2s	R/W	0	I2S Interrupt Wakeup Enable	
				Set this field to 1 to enable wake-	-up events from the I2S interrupt.
				0: Disable wake-up on interrupt 1: Enable wake-up on interrupt	
23	i2c2	R/W	0	I2C2 Interrupt Wakeup Enable	•
23				· · · · · · · · · · · · · · · · · · ·	-up events from the I2C2 interrupt.
				0: Disable wake-up on interrupt	
				1: Enable wake-up on interrupt	
22	i2c1	R/W	0	I2C1 Interrupt Wakeup Enable	
				Set this field to 1 to enable wake-	-up events from the I2C1 interrupt.
				0: Disable wake-up on interrupt	
		2 / 1 / 2		1: Enable wake-up on interrupt	
21	i2c0	R/W	0	I2C0 Interrupt Wakeup Enable	
				Set this field to 1 to enable wake-	-up events from the I2C0 interrupt.
				0: Disable wake-up on interrupt	
20	uart3	R/W	0	1: Enable wake-up on interrupt	
20	uaits	11/ VV	U	LPUARTO (UART3) Interrupt Wak	eup Enable -up events from LPUARTO (UART3) interrupt.
				0: Disable wake-up on interrupt 1: Enable wake-up on interrupt	

Analog Devices, Inc. Page 75 of 420



Low Powe	r Peripheral W	akeup Enable		PWRSEQ_LPPWEN	[0x0034]
Bits	Field	Access	Reset	Description	
19	uart2	R/W	0	UART2 Interrupt Wakeup Enable	2
				Set this field to 1 to enable wake	-up events from the UART2 interrupt.
				0: Disable wake-up on interrup 1: Enable wake-up on interrupt	
18	uart1	R/W	0	UART1 Interrupt Wakeup Enable	•
				Set this field to 1 to enable wake-	-up events from the UART1 interrupt.
				0: Disable wake-up on interrup 1: Enable wake-up on interrupt	
17	uart0	R/W	0	UARTO Interrupt Wakeup Enable	2
				Set this field to 1 to enable wake-	-up events from the UART0 interrupt.
				0: Disable wake-up on interrup 1: Enable wake-up on interrupt	
16	tmr5	R/W	0	LPTMR1 (TMR5) Interrupt Wake	up Enable
				Set this field to 1 to enable wake	-up events from the LPTMR1 (TMR5) interrupt.
				0: Disable wake-up on interrup	
15	tmr4	R/W	0	1: Enable wake-up on interrupt LPTMR0 (TMR4) Interrupt Wake	
13		1,717	Ü		-up events from the LPTMR0 (TMR4) interrupt.
				0: Disable wake-up on interrup	
				1: Enable wake-up on interrupt	
14	tmr3	R/W	0	TMR3 Interrupt Wakeup Enable	
				Set this field to 1 to enable wake	-up events from the TMR3 interrupt.
				0: Disable wake-up on interrup 1: Enable wake-up on interrupt	
13	tmr2	R/W	0	TMR2 Interrupt Wakeup Enable	
				Set this field to 1 to enable wake	-up events from the TMR2 interrupt.
				0: Disable wake-up on interrup	
12	tmr1	R/W	0	1: Enable wake-up on interrupt	
12	UIIII	IN/ VV	U	TMR1 Interrupt Wakeup Enable	up avants from the TMP1 interrupt
				0: Disable wake-up on interrup	-up events from the TMR1 interrupt.
				1: Enable wake-up on interrupt	
11	tmr0	R/W	0	TMR0 Interrupt Wakeup Enable	
				Set this field to 1 to enable wake	-up events from the TMR0 interrupt.
				0: Disable wake-up on interrup	
	cnu1	R/W	0	1: Enable wake-up on interrupt	
10	cpu1	K/ VV	U	CPU1 (RV32) Interrupt Wakeup I	
					-up events from the RV32 interrupt.
				0: Disable wake-up on interrup 1: Enable wake-up on interrupt	
9	wdt1	R/W	0	WDT1 (LPWDT0) Interrupt Wake	
					-up events from the WDT1 (LPWDT0) interrupt.
				0: Disable wake-up on interrup	t.
				1: Enable wake-up on interrupt	

Analog Devices, Inc. Page 76 of 420



Low Powe	Low Power Peripheral Wakeup Enable			PWRSEQ_LPPWEN	[0x0034]
Bits	Field	Access	Reset	Description	
8	wdt0	R/W	0	WDT0 Interrupt Wakeup Enable	
				Set this field to 1 to enable wake-	-up events from the WDT0 interrupt.
				0: Disable wake-up on interrup	t.
				1: Enable wake-up on interrupt	
7:5	-	RO	0	Reserved	
4	comp0	R/W	0	Comparator 0 Wakeup Enable	
				Set this field to 1 to enable wake-up events from Comparator 0. Comparator 0 can wake the device up from SLEEP, LPM, UPM, STANDBY, and BACKUP.	
				0: Disable wake-up on interrupt	
				1: Enable wake-up on interrupt	
3:0	-	RO	0	Reserved	

Table 4-51: Low Power General Purpose 0 Register

Low Power General Purpose 0				PWRSEQ_GP0	[0x0048]
Bits	Field	Access	Reset	Description	
31:0	-	R/W	0	O General Purpose Field	
				This register can be used as a general-purpose register by software and retains the contents during <i>SLEEP</i> , <i>LPM</i> , <i>UPM</i> , <i>STANDBY</i> , and <i>BACKUP</i> .	

Table 4-52: Low Power General Purpose 1 Register

Low Power General Purpose 1				PWRSEQ_GP1	[0x004C]	
Bits	Field	Access	Reset	Description		
31:0	-	R/W	0	O General Purpose Field		
				This register can be used as a general-purpose register by software and retain the contents during <i>SLEEP</i> , <i>LPM</i> , <i>UPM</i> , <i>STANDBY</i> , and <i>BACKUP</i> .		

4.12 Trim System Initialization Registers (TRIMSIR)

See *Table 3-3* for the base address of this peripheral/module. See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Note: The TRIMSIR registers are reset only on a POR. System reset, soft reset, and peripheral reset do not affect the TRIMSIR register values.

Table 4-53: Trim System Initialization Register Summary

Offset	Register Name	Description			
[8000x0]	TRIMSIR_RTC	TC Trim System Initialization Register			
[0x0034]	TRIMSIR_SIMO	ystem Initialization Register			
[0x003C]	TRIMSIR_IPOLO	System initialization Function Status Register			
[0x0040]	TRIMSIR_CTRL	Control Trim System Initialization Register			
[0x0044]	TRIMSIR_INRO	INRO Trim System Initialization Register			

Analog Devices, Inc. Page 77 of 420



4.12.1 TRIM System Initialization Register Details

Table 4-54: RTC Trim System Initialization Register

RTC Trim System Initialization			TRIMSIR_RTC	[8000x0]	
Bits	Name	Access	Reset	Description	
31	lock	RO	*	Lock This register is read-only if this field is set to 1, cannot be modified.	and the RTC X1 and RTC X2 fields
30:26	-	RO	0	Reserved	
25:21	x2trim	R/W*	0	RTC X2 Trim The X2 trim setting for the RTC. Note: If TRIMSIR_RTC.lock is set to 1, this field it	is read-only.
20:16	x1trim	R/W*	0	RTC X1 Trim The X1 trim setting for the RTC. Note: If TRIMSIR_RTC.lock is set to 1, this field it	is read-only.
15:0	-	RO	0	Reserved	

Table 4-55: SIMO Trim System Initialization Register

SIMO System Initialization				TRIMSIR_SIMO	[0x0034]
Bits	Name	Access	Reset	Description	
31:3	-	RO	0	Reserved	
2:0	clkdiv	R/W	1	SIMO Clock Divide This field selects the SIMO clock diviso $0: \frac{INRO}{1}$ $1: \frac{INRO}{16}$ 2: Reserved for Future Use $3: \frac{INRO}{32}$ 4: Reserved for Future Use $5: \frac{INRO}{64}$ 6: Reserved for Future Use $7: \frac{INRO}{128}$	r. The SIMO uses the INRO as its input clock.

Table 4-56: IPO Low Trim System Initialization Register

IPO Trim Low System Initialization			TRIMSIR_IPOLO	[0x003C]	
Bits	Name	Access	Reset	Description	
31:8	-	RO	0	Reserved	
7:0	ipo_limitlo	RO	See Description	IPO Low Trim Limit This field contains the low trim limit f	or the IPO.

Analog Devices, Inc. Page 78 of 420



Table 4-57: Control Trim System Initialization Register

Control System Initialization			TRIMSIR_CTRL [0x0040]			
Bits	Name	Access	Reset	Description		
31:29	inro_trim	R/W	See Description	INRO Clock Trim This field contains the trim for the INRO when set to 8KHz.		
28:26	-	RO	0	Reserved		
25:24	inro_sel	R/W	2	INRO Clock Select This field selects the INRO frequency. 0: 8KHz 1: 16KHz 2: 30KHz (Power-On Reset default) 3: Reserved for Future Use		
23:15	ipo_limithi	R/W	0x1FF	IPO High Trim Limit This field contains the high limit for the IPO.		
14:8	vdda_limithi	R/W	0x78	V _{DDA} High Trim Limit This field is the high trim limit for V _{DDA} .		
7	=	RO	0	Reserved		
6:0	vdda_limitlo	R/W	0x64	V_{DDA} Low Trim Limit This field is the low trim limit for V_{DDA}		

Table 4-58: INRO Trim System Initialization Register

INRO Syst	NRO System Initialization			TRIMSIR_INRO	[0x0044]
Bits	Name	Access	Reset	Description	
31:8	-	RO	0	Reserved	
7:6	lpclksel	R/W	2	INRO Low Power Mode Clock Select	
				This field selects the INRO clock frequ	ency for <i>LPM</i> operation.
				0: 8KHz	
				1: 16KHz	
				2: 30KHz (POR default)	
				3: Reserved for Future Use	
5:3	trim30k	R/W	0	INRO 30KHz Trim	
				This field contains the trim for the INF	RO when set to 30KHz.
2:0	trim16k	R/W	0	INRO 16KHz Trim	
				This field contains the trim for the INF	RO when set to 16KHz.

Analog Devices, Inc. Page 79 of 420



4.13 Global Control Registers (GCR)

See *Table 3-3* for the base address of this peripheral/module. See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Note: The GCR are only reset on a system reset or POR. A soft reset or peripheral reset does not affect these registers.

Table 4-59: Global Control Register Summary

Offset	Register	Description
[0x0000]	GCR_SYSCTRL	System Control Register
[0x0004]	GCR_RSTO	Reset Register 0
[8000x0]	GCR_CLKCTRL	Clock Control Register
[0x000C]	GCR_PM	Power Management Register
[0x0018]	GCR_PCLKDIV	Peripheral Clocks Divisor
[0x0024]	GCR_PCLKDISO	Peripheral Clocks Disable 0
[0x0028]	GCR_MEMCTRL	Memory Clock Control
[0x002C]	GCR_MEMZ	Memory Zeroize Register
[0x0040]	GCR_SYSST	System Status Flags
[0x0044]	GCR_RST1	Reset Register 1
[0x0048]	GCR_PCLKDIS1	Peripheral Clocks Disable 1
[0x004C]	GCR_EVENTEN	Event Enable Register
[0x0050]	GCR_REVISION	Revision Register
[0x0054]	GCR_SYSIE	System Status Interrupt Enable
[0x0064]	GCR_ECCERR	Error Correction Coding Error Register
[0x0068]	GCR_ECCCED	Error Correction Coding Correctable Error Detected
[0x006C]	GCR_ECCIE	Error Correction Coding Interrupt Enable Register
[0x0070]	GCR_ECCADDR	Error Correction Coding Error Address Register
[0x0080]	GCR_GPR0	General Purpose Register 0

4.13.1 Global Control Register Details (GCR)

Table 4-60: System Control Register

System Control				GCR_SYSCTRL	[0x0000]	
Bits	Field	Access	Reset	Description		
31:18	-	RO	0	Reserved		
17:16	ovr	R/W	0b10	Operating Voltage Range		
				Set this field to match the V _{COREA} voltage to enable the on-chip RAM to operate at the optimal timing range.		
				0b00: 0.9V ± 10%		
				0b01: 1.0V ± 10%		
				0b10: 1.1V ± 10%		
				0b11: Reserved for Future Use		

Analog Devices, Inc. Page 80 of 420



System Co	ontrol			GCR_SYSCTRL	[0x0000]	
Bits	Field	Access	Reset	Description		
15	chkres	R	0	ROM Checksum Calculation Pass/Fai	il	
				This field is the result after setting the <i>GCR_SYSCTRL.cchk</i> bit. This bit is only valid after the ROM checksum is complete and <i>GCR_SYSCTRL.cchk</i> is cleared.		
				0: Pass 1: Fail		
14	swd_dis	R/W	0	Serial Wire Debug Disable		
				This bit is used to disable the serial w	rire debug interface.	
				0: Enabled 1: Disabled		
				Note: This bit is only writeable if the flash is not factory locked or if the GCR_SYSST.icelock bit is 0 and the GCR_SYSCTRL.romdone bit is 1.		
13	cchk	R/W	0	Calculate ROM Checksum		
				This bit is self-clearing when the RON result is available at bit GCR_SYSCTRU	A checksum calculation is complete, and thechkres. Writing a 0 has no effect.	
				0: No operation 1: Start ROM checksum calculation		
12	romdone	DNM	1	ROM Start Code Status		
				Reserved, Do Not Modify		
11:7	-	RO	0	Reserved		
6	icc0_flush	R/W	0	ICC0 Cache Flush		
					he instruction buffer for the CM4. This bit is flush is complete. Writing 0 has no effect and ss.	
				0: Normal operation 1: Flush the contents of the ICCO ca	nche.	
5:1	1	RO	1	Reserved		
0	bstapen	DNM	*	Boundary Scan Tap Enable		
				This field's reset value matches GCR_	SYSST.icelock. Do not modify.	

Table 4-61: Reset Register 0

Reset 0	Reset 0			GCR_RST0	[0x0004]
Bits	Field	Access	Reset	Description	
31	sys	R/W	0	System Reset Write 1 to reset. This field is cleared by hardware when the reset is complete. See System Reset for additional information. 0: Normal operation 1: Initiate reset	
30	periph	R/W	0	0: Normal operation 1: Initiate reset	y hardware when the reset is complete. ne AoD, RAM retention, and the GCR are unaffected. on.

Analog Devices, Inc. Page 81 of 420



Reset 0				GCR_RST0	[0x0004]	
Bits	Field	Access	Reset	Description		
29	soft	R/W	0	Soft Reset		
				Write 1 to reset. This field is cleared by hardware when the reset is complete. See <i>Soft Reset</i> for additional information.		
				0: Normal operation 1: Initiate reset		
28	uart2	R/W	0	UART2 Reset		
				Write 1 to reset. This field is cleared by hardware when the reset is complete.		
				0: Normal operation 1: Initiate reset		
27	-	R/W	0	Reserved		
26	adc	R/W	0	ADC Reset		
				Write 1 to reset. This field is cleared b	y hardware when the reset is complete.	
				0: Normal operation		
	cnn	D /\A/	0	1: Initiate reset		
25	cnn	R/W	0	CNN Reset	whardware when the reset is complete	
					y hardware when the reset is complete.	
				0: Normal operation 1: Initiate reset		
24	trng	R/W	0	TRNG Reset		
				Write 1 to reset. This field is cleared b	y hardware when the reset is complete.	
				0: Normal operation		
			0	1: Initiate reset		
23:18	-	RO	0	Reserved		
17	rtc	R/W	0	RTC Reset	when the control of t	
					y hardware when the reset is complete.	
				0: Normal operation 1: Initiate reset		
16	i2c0	R/W	0	I2C0 Reset		
				Write 1 to reset. This field is cleared b	y hardware when the reset is complete.	
				0: Normal operation		
			0	1: Initiate reset		
15:14	-	RO	0	Reserved		
13	spi1	R/W	0	SPI1 Reset	u hardwara whon the recet is secretate	
					y hardware when the reset is complete.	
				0: Normal operation 1: Initiate reset		
12	uart1	R/W	0	UART1 Reset		
				Write 1 to reset. This field is cleared b	y hardware when the reset is complete.	
				0: Normal operation		
_		D //A/	0	1: Initiate reset		
11	uart0	R/W	0	UARTO Reset	when the second to a second to	
					y hardware when the reset is complete.	
				0: Normal operation 1: Initiate reset		
10:9	-	R/W	0	Reserved		
			I	1		

Analog Devices, Inc. Page 82 of 420



Reset 0				GCR_RST0 [0x0004]			
Bits	Field	Access	Reset	Description			
8	tmr3	R/W	0	TMR3 Reset			
				Write 1 to reset. This field is cleared by hardware when the reset is complete.			
				0: Normal operation			
_	tmr2	R/W	0	1: Initiate reset			
7	UIIIZ	K/ VV	U	TMR2 Reset	the and the second to the second to		
					y hardware when the reset is complete.		
				0: Normal operation 1: Initiate reset			
6	tmr1	R/W	0	TMR1 Reset			
				Write 1 to reset. This field is cleared by	y hardware when the reset is complete.		
				0: Normal operation			
	t =0	D/M/	0	1: Initiate reset			
5	tmr0	R/W	0	TMR0 Reset			
				Write 1 to reset. This field is cleared by hardware when the reset is complete.			
				0: Normal operation 1: Initiate reset			
4	-	RO	-	Reserved			
3	gpio1	R/W	0	GPIO1 Reset			
					y hardware when the reset is complete.		
				0: Normal operation	·		
				1: Initiate reset			
2	gpio0	R/W	0	GPIO0 Reset			
				Write 1 to reset. This field is cleared by	y hardware when the reset is complete.		
				0: Normal operation			
	wdt0	R/W	0	1: Initiate reset			
1	wato	11,700		Watchdog Timer 0 Reset	y hardware when the reset is complete.		
					y hardware when the reset is complete.		
				0: Normal operation 1: Initiate reset			
0	dma	R/W	0	DMA Access Block Reset			
				Write 1 to reset. This field is cleared by	y hardware when the reset is complete.		
				0: Normal operation			
				1: Initiate reset			

Table 4-62: Clock Control Register

Clock Control				GCR_CLKCTRL	[0x0008]		
Bits	Field	Access	Reset	Description			
31:30	-	DNM	0b10	Reserved, Do Not Modify			
29	inro_rdy		0	8kHz Internal Nano-Ring Oscillator (INRO) Ready Status			
				0: Not ready or not enabled. 1: Oscillator ready.			
28	ibro_rdy	R	0	7.3728MHz Internal Baud Rate Oscilla	ator (IBRO) Ready Status		
				0: Not ready. 1: Oscillator ready.			

Analog Devices, Inc. Page 83 of 420



Clock Cor	ntrol			GCR_CLKCTRL	[0x0008]
Bits	Field	Access	Reset	Description	
27	ipo_rdy	R	0	100MHz Internal Primary Oscillator (IPO) Ready Status	
				0: Not ready or not enabled.	
	ico rdv	D	0	1: Oscillator ready.	
26	iso_rdy	R	U	60MHz Internal Secondary Oscillator	(ISO) Ready Status
				0: Not ready or not enabled. 1: Oscillator ready.	
25	ertco_rdy	R	0	32.768kHz External RTC Oscillator (ER	TCO) Ready Status
				0: Not ready or not enabled.	
		DO.		1: Oscillator ready.	
24:22	-	RO	0	Reserved	
21	ibro_vs	R/W	0	7.3728MHz IBRO Power Supply Select	:
				0: IBRO is powered from V _{COREA} 1: IBRO is powered using a dedicated	d 1V regulated internal supply
20	ibro_en	RO	1	7.3728MHz IBRO Enable	2 1 V regulated internal supply
				The IBRO is always enabled.	
				1: Enabled and ready when GCR_CLK	CCTRL.ibro rdy = 1.
19	ipo_en	R/W	0	100MHz IPO Enable	_ ,
				0: Disabled	
		D //A/		1: Enabled and ready when GCR_CLK	CCTRL.ipo_rdy = 1.
18	iso_en	R/W	1	60MHz ISO Enable	150 : 11 . 6 . 1 . 0 . 11 (0)(5 . 050)
				after a POR or System Reset.	ne ISO is the System Oscillator (SYS_OSC)
				0: Disabled	
				1: Enabled and ready when GCR_CLK	CCTRL.iso_rdy = 1
17	ertco_en	R/W	0	32.768kHz ERTCO Enable	
				0: Disabled if the RTC_CTRL.en field i	
				1: Enabled and ready when GCR_CLK the RTC_CTRL.en field.	CCTRL.ertco_rdy = 1, regardless of the state of
16:14	-	RO	0	Reserved	
13	sysclk_rdy	R	0	SYS_OSC Select Ready	
	, – ,				ng GCR_CLKCTRL.sysclk_sel, there is a delay
					oit is cleared until the switchover completes.
				0: Switch to new clock source not ye	
		DO.	0	1: SYS_OSC is the clock source select	red in GCR_CLKCTRL.sysclk_sel.
12	-	RO	0	Reserved	
11:9	sysclk_sel	R/W	0	System Clock Source Select)
				Modifying this field clears GCR_CLKCT) used as the system clock (SYS_CLK) source.
				0: ISO (POR and system reset default	
				1: Reserved	•
				2: Reserved	
				3: INRO 4: IPO	
				4: IPO 5: IBRO	
				6: ERTCO	
				7: External Clock, EXT_CLK, P0.3, AF1	<u> </u>

Analog Devices, Inc. Page 84 of 420



Clock Cor	ntrol			GCR_CLKCTRL	[0x0008]		
Bits	Field	Access	Rese	et Description			
8:6	sysclk_div	R/W	0	System Clock Prescaler	System Clock Prescaler		
				Sets the divider for generating SYS_CLk following equation:	Sets the divider for generating SYS_CLK from the selected SYS_OSC as shown in the following equation:		
				$SYS_CLK = \frac{SYS_OSC}{2^{sysclk_div}}$	$SYS_CLK = \frac{SYS_OSC}{2^{sysclk_div}}$		
				Note: Valid values are from 0 to 7 for s	ysclk_div.		
5:0	-	RO	8	Reserved			

Table 4-63: Power Management Register

Power M	anagement			GCR_PM	0x000C			
Bits	Field	Access	Reset	Description				
31:18	-	RO	0	Reserved				
17	ibro_pd	R/W	1	IBRO Power Down <i>LPM</i>				
				Set this field to 1 to power down the I	BRO when entering <i>LPM</i> .			
				0: IBRO is powered on during <i>LPM</i> 1: IBRO is powered off during <i>LPM</i>				
16	ipo_pd	R/W	1	IPO Power Down <i>LPM</i>				
				Set this field to 1 to power down the I	PO when entering <i>LPM</i> .			
				0: IPO is powered on during <i>LPM</i> 1: IPO is powered off during <i>LPM</i>				
15	iso_pd	R/W	1	ISO Power Down <i>LPM</i>				
				Set this field to 1 to power down the I	SO when entering <i>LPM</i> .			
				0: ISO is powered on during <i>LPM</i> 1: ISO is powered off during <i>LPM</i>				
14:10	-	DNM	0b11100	Reserved				
9	aincomp_we	R/W	0	Analog Input Comparator Wakeup En	able			
				This bit enables the Analog Input Com <i>SLEEP, LPM,</i> or <i>BACKUP</i> .	parator interrupt to wake the device from			
8	-	RO	0	Reserved				
7	wut_we	R/W	0	Wake-Up Timer Enable				
				Set this field to 1 to enable the wake-utimer wakes the device from SLEEP, LF	up timer as a wake-up source. The wake-up PM, or BACKUP.			
				0: Wake-up source disabled 1: Wake-up source enabled.				
6	-	RO	0	Reserved				
5	rtc_we	R/W	0	RTC Alarm Wakeup Enable				
				Set this field to 1 to enable an RTC ala the device from <i>SLEEP, LPM,</i> or <i>BACKL</i>	rm to wake the device. The RTC alarm wakes <i>JP</i> .			
				0: Wakeup source disabled 1: Wakeup source enabled				
4	gpio_we	R/W	0	GPIO Wake-Up Enable				
				Set this field to 1 to enable all GPIO pi configured for wake-up wakes the dev	ns as potential wake-up sources. Any GPIO vice from SLEEP, LPM, or BACKUP.			
				0: Wake-up source disabled 1: Wake-up source enabled				

Analog Devices, Inc. Page 85 of 420



Power Management				GCR_PM	0x000C
Bits	Field	Access	Reset	Description	
3:0	mode	R/W	0	Operating Mode	
				This field controls the operating mode	of the device.
				0: ACTIVE	
				1: SLEEP	
				2: STANDBY	
				3: Reserved	
				4: BACKUP	
				5-7: Reserved	
				8: LPM (CM4 deep sleep)	
				9: <i>UPM</i>	
				10: <i>PDM</i>	
				11-15: Reserved	

Table 4-64: Peripheral Clock Divisor Register

Periphera	l Clocks Divisor			GCR_PCLKDIV	[0x0018]
Bits	Field	Access	Reset	Description	
31:18	-	RO	-	Reserved	
17	cnnclksel	R/W	0	CNN Peripheral Clock Select Set this field to select the clock source for the CNN peripheral clock, f_{CNN_Clock} . 0: PCLK 1: ISO	
16:14	cnnclkdiv	R/W			r of the CNN peripheral clock. The CNN peripheral dusing the field GCR_PCLKDIV.cnnclksel.
13:10	adcfrq	R/W	0	ADC Peripheral Clock Frequency Select This field configures the frequency of the ADC peripheral clock from the PCLK. 0: Reserved 1: Reserved $2-15: f_{adc_clk} = f_{PCLK}/adcfrq$	
9:0	-	RO	-	Reserved	

Table 4-65: Peripheral Clock Disable Register 0

Peripheral Clocks Disable 0				GCR_PCLKDIS0	[0x0024]
Bits	Field	Access	Rese	t Description	
31:30	-	R/W	1	Reserved	

Analog Devices, Inc. Page 86 of 420



Peripheral Clocks Disable 0			GCR_PCLKDIS0	[0x0024]		
Bits	Field	Access	Reset	Description		
29	pt	R/W	1	Pulse Train Clock Disable		
				Disabling a clock disables functionality while also saving power. Reads and writes to peripheral registers are disabled. Peripheral register states are retained.		
				0: Clock enabled. 1: Clock disabled		
28	i2c1	R/W	1	I2C1 Clock Disable		
				Disabling a clock disables functionality peripheral registers are disabled. Peri	y while also saving power. Reads and writes to pheral register states are retained.	
				0: Clock enabled 1: Clock disabled		
27:26	-	RO	1	Reserved		
25	cnn	R/W	1	peripheral registers are disabled. Peripheral Co. Clock enabled	y while also saving power. Read and writes to pheral register states are retained.	
24	-	RO	1	1: Clock disabled Reserved		
24	adc	R/W	1	1.000.100		
23	23 adc R/W 1		1	ADC Clock Disable Disabling a clock disables functionality peripheral registers are disabled. Peripheral registers are disabled.	y while also saving power. Reads and writes to pheral register states are retained.	
				0: Clock enabled 1: Clock disabled		
22:19	-	RO	1	Reserved		
18	tmr3	R/W	1	TMR3 Clock Disable		
				Disabling a clock disables functionality peripheral registers are disabled. Peripheral registers are disabled.	y while also saving power. Reads and writes to pheral register states are retained.	
				0: Clock enabled 1: Clock disabled		
17	tmr2	R/W	1	TMR2 Clock Disable		
				Disabling a clock disables functionality peripheral registers are disabled. Peripheral registers are disabled.	y while also saving power. Reads and writes to pheral register states are retained.	
				0: Clock enabled 1: Clock disabled		
16	tmr1	R/W	1	TMR1 Clock Disable		
				Disabling a clock disables functionality peripheral registers are disabled. Peri	while also saving power. Reads and writes to pheral register states are retained.	
				0: Clock enabled 1: Clock disabled		
15	tmr0	R/W	1	1 TMR0 Clock Disable		
				Disabling a clock disables functionality peripheral registers are disabled. Peripheral registers are disabled.	y while also saving power. Reads and writes to pheral register states are retained.	
				0: Clock enabled 1: Clock disabled		
14	-	RO	1	Reserved		

Analog Devices, Inc. Page 87 of 420



Periphera	l Clocks Disa	ble 0		GCR_PCLKDIS0	[0x0024]		
Bits	Field	Access	Reset	Description			
13	i2c0	R/W	1	I2CO Clock Disable Disabling a clock disables functionality while also saving power. Reads and writes to peripheral registers are disabled. Peripheral register states are retained.			
				0: Clock enabled 1: Clock disabled	-		
12:11	-	RO	1	Reserved			
10	uart1	R/W	1	UART1 Clock Disable Disabling a clock disables functionality while also saving power. Reads and writes to peripheral registers are disabled. Peripheral register states are retained.			
				0: Clock enabled 1: Clock disabled			
9	uart0	R/W	1	UARTO Clock Disable			
				Disabling a clock disables functionality peripheral registers are disabled. Peripheral registers are disabled.	y while also saving power. Reads and writes to pheral register states are retained.		
				0: Clock enabled 1: Clock disabled	0: Clock enabled		
8:7	-	RO	0b11	Reserved			
6	spi1	R/W	1	SPI1 Clock Disable			
				Disabling a clock disables functionality peripheral registers are disabled. Peripheral	while also saving power. Reads and writes to pheral register states are retained.		
				0: Clock enabled 1: Clock disabled			
5	dma	R/W	1	DMA Clock Disable			
				Disabling a clock disables functionality peripheral registers are disabled. Peripheral	while also saving power. Reads and writes to pheral register states are retained.		
				0: Clock enabled 1: Clock disabled			
4:2	-	RO	0b11	Reserved			
1	gpio1	R/W	1	GPIO1 Port and Pad Logic Clock Disab	ole		
				Disabling a clock disables functionality peripheral registers are disabled. Peripheral	while also saving power. Reads and writes to pheral register states are retained.		
				0: Clock enabled 1: Clock disabled			
0	gpio0	R/W	1	GPIO0 Port and Pad Logic Clock Disab	ole		
				Disabling a clock disables functionality peripheral registers are disabled. Peripheral	while also saving power. Reads and writes to pheral register states are retained.		
				0: Clock enabled 1: Clock disabled			

Table 4-66: Memory Clock Control Register

Memory Clock Control				GCR_MEMCTRL	[0x0028]
Bits	Field	Access	Reset	Reset Description	
31:17	-	RO	0	Reserved	
16	sysram0ecc	R/W	0	Sysram0 ECC Enable Set this field to 1 to enable ECC for 0: Sysram0 active, ECC disabled 1: Sysram0 active, ECC enabled.	i.

Analog Devices, Inc. Page 88 of 420



Memory (Memory Clock Control			GCR_MEMCTRL	[0x0028]
Bits	Field	Access	Reset	Reset Description	
15:3	-	RO	0	Reserved	
2:0	fws	R/W	5	Program Flash Wait States	
				This field sets the number of wait	s-state cycles per flash memory read access.
				0 – 7: Number of flash code access wait states	
				Note: For the IPO and ISO clocks, the minimum wait state is 2. Note: For all other clock sources, the minimum wait state is 0.	

Table 4-67: Memory Zeroize Control Register

Memory	Zeroize			GCR_MEMZ	[0x002C]	
Bits	Field	Access	Reset	Description		
31:7	-	RO	-	Reserved		
6	icc1	R/W10	0	ICC1 Zeroization		
				Write 1 to initiate the operation. completion.	This field is automatically cleared by hardware on	
				0: Operation complete. 1: Operation in progress.		
5	icc0	R/W10	0	ICC0 Zeroization		
				Write 1 to initiate the operation. completion.	This field is automatically cleared by hardware on	
				0: Normal operation 1: Initiate zeroization		
4	sysram0ecc	R/W10	0	Sysram0 ECC Zeroization		
				Write 1 to initiate the operation. completion.	This field is automatically cleared by hardware on	
				0: Normal operation 1: Initiate zeroization		
3	ram3 R/W1O		0	Sysram3 Zeroization		
				Write 1 to initiate the operation. completion.	This field is automatically cleared by hardware on	
				0: Normal operation 1: Initiate zeroization		
2	ram2	R/W10	0	Sysram2 Zeroization		
				Write 1 to initiate the operation. completion.	This field is automatically cleared by hardware on	
				0: Normal operation 1: Initiate zeroization		
1	ram1	R/W10	0	Sysram1 Zeroization		
				Write 1 to initiate the operation. completion.	This field is automatically cleared by hardware on	
				0: Normal operation 1: Initiate zeroization		
0	ram0	R/W10	0	Sysram0 Zeroization		
				Write 1 to initiate the operation. completion.	This field is automatically cleared by hardware on	
				0: Normal operation 1: Initiate zeroization		

Analog Devices, Inc. Page 89 of 420



Table 4-68: System Status Flag Register

System	System Status Flag			GCR_SYSST	[0x0040]
Bits	Field	Access	Reset	Description	
31:1	-	RO	0	Reserved	
0	icelock	R	0	Arm ICE Lock Status Flag	
				0: Arm ICE is unlocked (enabled)	
				1: Arm ICE is locked (disabled)	

Table 4-69: Reset Register 1

Reset 1				GCR_RST1	[0x0044]	
Bits	Field	Access	Reset	Description		
31	cpu1	RO	0	CPU1 (RV32) Reset		
				Write 1 to initiate the reset operation	on.	
				0: Normal operation 1: Initiate reset		
30:26	-	RO	0	Reserved		
25	simo	R/W	0	Single Inductor Multiple Output Bl	ock Reset	
				Write 1 to initiate the reset operation	on.	
				0: Normal operation 1: Initiate reset		
24	dvs	R/W	0	Dynamic Voltage Scaling Controller	r Reset	
				Write 1 to initiate the operation.		
				0: Normal operation 1: Initiate reset		
23:21	-	RO	0	Reserved		
20	i2c2	R/W	0	I2C2 Reset		
				Write 1 to initiate the operation.		
				0: Normal operation		
	i2s	R/W	0	1: Initiate reset		
19	125	IN/ VV	U	Audio Interface Reset Write 1 to initiate the operation.		
				0: Normal operation		
				1: Initiate reset		
18:17	-	R/W	0	Reserved		
16	smphr	R/W	0	Semaphore Block Reset		
				Write 1 to initiate the operation.		
				0: Normal operation		
		D /\A/	_	1: Initiate reset		
15:12		R/W		Reserved		
11	spi0	R/W	0	SPIO Reset		
				Write 1 to initiate the operation.		
				0: Normal operation 1: Initiate reset		
10	aes	R/W	0	AES Block Reset		
				Write 1 to initiate the operation.		
				0: Normal operation		
				1: Initiate reset		

Analog Devices, Inc. Page 90 of 420



Reset 1				GCR_RST1	[0x0044]
Bits	Field	Access	Reset	Description	
9	crc	R/W	0	CRC Reset	
				Write 1 to initiate the operation.	
				0: Normal operation	
				1: Initiate reset	
8	-	R/W	0	Reserved	
7	owm	R/W	0	1-Wire Reset	
				Write 1 to initiate the operation.	
				0: Normal operation	
				1: Initiate reset	
6:2	-	RO	0	Reserved	
1	pt	R/W	0	Pulse Train Reset	
				Write 1 to initiate the operation.	
				0: Normal operation	
				1: Initiate reset	
0	i2c1	R/W	0	I2C1 Reset	
				Write 1 to initiate the operation.	
				0: Normal operation	
				1: Initiate reset	

Table 4-70: Peripheral Clock Disable Register 1

Periphera	l Clock Disable 1			GCR_PCLKDIS1	[0x0048]
Bits	Field	Access	Reset	Description	
31	cpu1	R/W	1	CPU1 (RV32 Clock Disable	
				Disabling the clock disables functionality while also saving power. Associated register states are retained but read and write access is blocked.	
				0: Enabled 1: Disabled	
30:28	-	R/W	1	Reserved	
27	wdt0	R/W	1	Watchdog Timer 0 Disable	
				Disabling the clock disables functionality while also saving power. Associated register states are retained but read and write access is blocked.	
				0: Enabled 1: Disabled	
26:25	-	R/W	1	Reserved	
24	i2c2	R/W	1	I2C2 Clock Disable	
				Disabling the clock disables functions states are retained but read and writ	ality while also saving power. Associated register te access is blocked.
				0: Enabled 1: Disabled	
23	i2s0	R/W	1	I ² S Audio Interface Clock Disable	
				Disabling the clock disables functions states are retained but read and writ	ality while also saving power. Associated register te access is blocked.
				0: Enabled 1: Disabled	
22:17	-	R/W	1	Reserved	

Analog Devices, Inc. Page 91 of 420



Periphera	al Clock Disable	1		GCR_PCLKDIS1	[0x0048]	
Bits	Field	Access	Reset	Description		
16	spi0	R/W	1	SPIO Clock Disable Disabling the clock disables functionality while also saving power. Associated register states are retained but read and write access is blocked.		
				0: Enabled. 1: Disabled.		
15	aes	R/W	1	AES Block Clock Disable		
				Disabling the clock disables functions states are retained but read and write	ality while also saving power. Associated register te access is blocked.	
		<u> </u>		0: Enabled. 1: Disabled.		
14	crc	R/W	1	CRC Clock Disable		
				Disabling the clock disables functions states are retained but read and write	ality while also saving power. Associated register te access is blocked.	
				0: Enabled. 1: Disabled.		
13	owm	R/W	1	1-Wire Clock Disable Disabling the clock disables functionality while also saving power. Associated register states are retained but read and write access is blocked.		
				0: Enabled. 1: Disabled.		
12:10	-	R/W1	1	Reserved		
9	smphr	R/W	1	Semaphore Block Clock Disable		
				Disabling the clock disables functions states are retained but read and write	ality while also saving power. Associated register te access is blocked.	
				0: Enabled. 1: Disabled.		
8:3	-	R/W1	1	Reserved		
2	trng	R/W	1	TRNG Clock Disable		
				Disabling the clock disables functions states are retained but read and write	ality while also saving power. Associated register te access is blocked.	
				0: Enabled. 1: Disabled.		
1	uart2	R/W	1	UART2 Clock Disable		
				Disabling the clock disables functions states are retained but read and write	ality while also saving power. Associated register te access is blocked.	
				0: Enabled. 1: Disabled.		
0	-	R/W1	1	Reserved		

Table 4-71: Event Enable Register

Event Enable				GCR_EVENTEN	[0x004C]
Bits	Field	Access	Reset	Description	
31:3	-	RO	0	Reserved	

Analog Devices, Inc. Page 92 of 420



Event Enable				GCR_EVENTEN	[0x004C]
Bits	Field	Access	Reset	Description	
2	tx	R/W	0	CPU0 (CM4) TXEV Event Enable A TXEV event wakes the CM4 from a low-power mode entered with a WFE instruction when this bit is set. 0: Disabled 1: Enabled	
1	-	RO	0	Reserved	
0	dma	R/W	0	CPU0 (CM4) DMA CTZ Wake-Up Enab Enables a DMA CTZ event to generate power mode entered with a WFE instr 0: Disabled. 1: Enabled.	an RXEV interrupt to wake the CM4 from a low-

Table 4-72: Revision Register

Revision				GCR_REVISION	[0x0050]	
Bits	Field	Access	Reset	set Description		
31:16	=	RO	0	Reserved		
15:0	revision	R	*	Device Revision This field returns the chip revision ID indicate the device is revision A1.	as packed BCD. For example, 0x00A1 would	

Table 4-73: System Status Interrupt Enable Register

System St	System Status Interrupt Enable			GCR_SYSIE	[0x0054]	
Bits	Field	Access	Reset	Description		
31:1	=	RO	-	Reserved	Reserved	
0	iceunlock	R/W	0	Arm ICE Unlocked Interrupt Enable		
				Set this field to generate an interrup	t if the GCR_SYSST.icelock is set.	
				0: Interrupt disabled		
				1: Interrupt enabled		

Table 4-74: Error Correction Coding Error Register

Error Correction Coding Error				GCR_ECCERR	[0x0064]
Bits	Field	Access	Reset	Description	
31:1	-	RO	0	Reserved	
0	ram0	R/W1C	0	Sysram0 ECC Error	
				This flag is set if an ECC error occurs	in sysram0. Write to 1 to clear the flag.
				0: No error	
				1: Error	

Table 4-75: Error Correction Coding Correctable Error Detected Register

Error Correction Coding Correctable Error Detected				ected	GCR_ECCCED	[0x0068]
Bits	Field	Access	Reset	Descrip	tion	
31:1	-	RO	0	Reserve	ed	

Analog Devices, Inc. Page 93 of 420



Error Correction Coding Correctable Error Detected			ected	GCR_ECCCED	[0x0068]	
Bits	Field	Access	Reset	Description		
0	ram0	R/W1C	0	When t	Vrite to 1 to clear the flag.	here is a single correctable error in the sysram0
					rrectable error detected.	GCR_ECCERR.ram0 is set to 1.

Table 4-76: Error Correction Coding Interrupt Enable Register

Error Corr	Error Correction Coding Interrupt Enable			GCR_ECCIE	[0x006C]
Bits	Field	Access	Reset	t Description	
31:1	-	RO	0	0 Reserved	
0	ram0	R/W	0	Sysram0 ECC Error Interrupt E Set this field to 1 to generate a sysram0. 0: Interrupt disabled 1: Interrupt enabled	nable an interrupt if an ECC error condition occurs for

Table 4-77: Error Correction Coding Error Address Register

Error Cor	rection Coding Erro	or Address		GCR_ECCADDR		[0x0070]	
Bits	Field	Access	Re	eset	Description		
31	tagramerr	R		0	ECC Error Address/TAG RAM E	Frror	
						nas reported the error. If sysram0, then this bit A address of the read that produced the error. If this bit is set as shown below:	
					0: No error 1: Tag Error. The error is in th	ne TAG RAM	
30	tagrambank	R		0	ECC Error Address/TAG RAM E	Frror Bank	
					represents the bit of the AMBA	nas reported the error. If sysram0, then this bit A address of the read that produced the error. If en this bit is set as shown below:	
					0: Error is in TAG RAM bank (1: Error is in TAG RAM bank :		
29:16	tagramaddr	R		0	ECC Error Address/TAG RAM E	Frror Address	
					represents the bits of the AMB	nas reported the error. If sysram0, this field A address of the read that produced the error. If en this field is set as shown below:	
					[TAG ADDRESS]: Represents	the TAG RAM address	
15	dataramerr	R		0	ECC Error Address/Cache Data	RAM Error Address	
					represents the bit of the AMBA	nas reported the error. If sysram0, then this bit A address of the read that produced the error. If en this bit is set as shown below:	
					0: No error 1: Cache data RAM error.		

Analog Devices, Inc. Page 94 of 420



Error Cor	Error Correction Coding Error Address			GCR_ECCADDR	[0x0070]
Bits	Field	Access	Reset	Description	
14	datarambank	R	0	ECC Error Address/Cache Data RAM Error Bank Data depends on which block has reported the error. If sysram0, then this bit represents the bits of the AMBA address of the read that produced the error. If the error is from the cache, then this bit is set as shown below:	
				0: Error is in the cache data RAM bank 0 1: Error is in the cache data RAM bank 1	
13:0	dataramaddr	R	0		

Table 4-78: General Purpose 0 Register

General Purpose 0				GCR_GPR0	[0x0080]
Bits	Field	Access	Reset	Description	
31:0	-	R/W	0	O General Purpose Register	
				This field is a general-purpose	register usable by software.

4.14 System Initialization Registers (SIR)

See *Table 3-3* for the base address of this peripheral/module. See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Table 4-79: System Initialization Register Summary

Offset	Register Name	Description	
[0x0000]	SIR_SISTAT	system Initialization Status Register	
[0x0004]	SIR_ADDR	System Initialization Address Error Register	
[0x0100]	SIR_FSTAT	System initialization Function Status Register	
[0x0104]	SIR_SFSTAT	System initialization Security Function Status Register	

4.14.1 System Initialization Register Details

Table 4-80: System Initialization Status Register

System In	System Initialization Status			SIR_SISTAT [0x0000]	
Bits	Name	Access	Reset	Description	
31:2	-	RO	0	Reserved	
1	crcerr	RO	See Description	CRC Configuration Error Flag This field is set by hardware during reset if an edetected in the OTP memory. 0: Configuration valid. 1: Configuration invalid, the address of the construction of the construction of the set of the s	onfiguration error is stored in the curred. Please contact Analog Devices

Analog Devices, Inc. Page 95 of 420



System In	System Initialization Status			SIR_SISTAT	[0x0000]
Bits	Name	Access	Reset	Description	
0	magic	RO	See Description	Configuration Valid Flag This field is set to 1 by hardware during reset if 0: OTP is not configured correctly 1: OTP configuration valid	the device configuration is valid.
				Note: If this field reads 0, the device configuration occurred during system initialization. Please consupport for additional assistance.	•

Table 4-81: System Initialization Address Error Register

System In	System Initialization Status			SIR_ADDR [0x0004]	
Bits	Name	Access	Reset	Description	
31:0	erraddr	RO	0	Configuration Error Address If the SIR_SISTAT.crcerr field is set to 1 the configuration failure.	, the value in this register is the address of

Table 4-82: System Initialization Function Status Register

System Initialization Function Status			SIR_FSTAT	[0x0100]
Name	Access	Reset	Description	
-	RO	0	Reserved	
smphr	RO	See Description	Semaphore Block This field indicates if the device includes the semaphore block. O: Block is not available.	
			1: Block is available.	
	RO	0	Reserved	
adc	RO	See Description	ADC This field indicates if the device include 0: Block is not available. 1: Block is available.	es the ADC.
-	RO	0	Reserved	
fpu	RO	See Description	This field indicates if the device include 0: Block is not available.	es the FPU.
	smphr adc	- RO smphr RO RO adc RO	- RO 0 smphr RO See Description RO 0 adc RO See Description - RO 0 fpu RO See	- RO 0 Reserved Smphr RO See Description Poscipition

Table 4-83: System Initialization Security Function Status Register

System In	System Initialization Security Function Status			SIR_SFSTAT	[0x0104]
Bits	Name	Access	Reset	Description	
31:4	-	RO	0	Reserved	
3	aes	RO	See Description	AES This field indicates if the device include 0: Block is not available. 1: Block is available.	es the AES block.

Analog Devices, Inc. Page 96 of 420



System In	System Initialization Security Function Status			SIR_SFSTAT	[0x0104]
Bits	Name	Access	Reset	Description	
2	trng	RO	See Description	TRNG This field indicates if the device include 0: Block is not available. 1: Block is available.	es the TRNG block.
1:0	=	RO	0	Reserved	

4.15 Function Control Registers (FCR)

See *Table 3-3* for the base address of this peripheral/module. See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Table 4-84: Function Control Register Summary

Offset	Register	Description	
[0x0000]	FCR_FCTRLO	Function Control O Register (I ₂ C Glitch Filter Control)	
[0x0004] FCR_AUTOCALO IPO Automatic Calibration 0 Register		IPO Automatic Calibration 0 Register	
[0x0008] FCR_AUTOCAL1 IPO Automatic Calibration 1 Register		IPO Automatic Calibration 1 Register	
[0x000C]	[0x000C] FCR_AUTOCAL2 IPO Automatic Calibration 2 Register		
[0x0010]	FCR_URVBOOTADDR	RV32 Boot Address Register	
[0x0014]	FCR_URVCTRL	RV32 Control Register	

4.15.1 Function Control Register Details

Table 4-85: Function Control O Register

Function	Control 0			FCR_FCTRL0	[0x0000]
Bits	Field	Access	Reset	Description	
31:26	-	RO	0	Reserved	
25	i2c2_scl_filter_en	R/W	0	I2C2 SCL Glitch Filter Enable	
				0: Disabled 1: Enabled	
24	i2c2_sda_filter_en	R/W	0	I2C2 SDA Glitch Filter Enable	
				0: Disabled 1: Enabled	
23	i2c1_scl_filter_en	R/W	0	I2C1 SCL Glitch Filter Enable	
				0: Disabled 1: Enabled	
22	i2c1_sda_filter_en	R/W	0	I2C1 SDA Glitch Filter Enable	
				0: Disabled 1: Enabled	
21	i2c0_scl_filter_en	R/W	0	I2C0 SCL Glitch Filter Enable	
				0: Disabled 1: Enabled	
20	i2c0_sda_filter_en	R/W	0	I2C0 SDA Glitch Filter Enable	
				0: Disabled 1: Enabled	
19:0	-	RO	0	Reserved	

Analog Devices, Inc. Page 97 of 420



Table 4-86: IPO Automatic Calibration 0 Register

IPO Autor	matic Calibration 0			FCR_AUTOCAL0 [0x0004]	
Bits	Field	Access	Reset	Description	
31:23	trim	RO	0	IPO Trim Value	
				Initial factory trim value for the IPO	О.
22:20	-	RO		Reserved	
19:8	gain	R/W	0	IPO Trim Adaptation Gain	
7:5	-	RO	0	Reserved	
4	atomic	R/W1	0	IPO Trim Atomic Start	
				Set this bit to start an automatic atomic calibration of the IPO. The calibration runs for FCR_AUTOCAL2.runtime milliseconds. This bit is automatically cleared by hardware when the calibration is complete.	
3	invert	R/W	0	IPO Trim Step Invert 0: IPO trim step is not inverted 1: IPO trim step is inverted	
2	load	R/*	0	IPO Initial Trim Load Set this bit to load the initial trim value for the IPO from FCR_AUTOCAL1.initial. This bit is cleared by hardware once the load is complete.	
1	en	R/W	0	IPO Automatic Calibration Continuous Mode Enable 0: Disabled 1: Enabled	
0	acen	R/W	0	IPO Trim Select 0: Use default trim 1: Use automatic calibration trim	n values

Table 4-87: IPO Automatic Calibration 1 Register

IPO Automatic Calibration 1				FCR_AUTOCAL1	[8000x0]
Bits	Field	Access	Reset	Description	
31:9	-	R/W	0	Reserved, Do Not Modify	
8:0	initial	R/W	0	IPO Trim Automatic Calibratio	n Initial Trim
				This field contains the initial tr	m setting for the IPO.

Table 4-88: IPO Automatic Calibration 2 Register

IPO Automatic Calibration 2				FCR_AUTOCAL2	[0x000C]
Bits	Field	Access	Reset	Description	
31:21	-	RO	0	Reserved	
20:8	div	R/W	0	IPO Trim Automatic Calibration Divide Factor	
				Target trim frequency for the I	IPO:
				$f_{IPO} = div \times 32768$	
				Note: Setting div to 0 is equivalent to setting div to 1.	
7:0	runtime	R/W	0	IPO Trim Automatic Calibration Run Time	
				Atomic Run Time = run	itime <i>milliseconds</i>

Analog Devices, Inc. Page 98 of 420



Table 4-89: RV32 Boot Address Register

RV32 Boot Address					FCR_URVBOOTADDR	[0x0010]	
Bits	Field	Access	Res	et	Description		
31:0	-	R/W	0x2000 C000		RV32 Boot Address		
					Set this field to the boot addr register is 0x2001 C000, sysra	ess for the RV32 core. The reset value for this m3.	

Table 4-90: RV32 Control Register

RV32 Boo	ot Address			FCR_URVCTRL	[0x0014]
Bits	Field	Access	Reset	Description	
31:2	-	RO	0	Reserved	
1	iflushen	R/W	0	ICC1 Cache Flush Enable Write 1 to flush the cache and the instruction buffer for the RV32 core. This bit is automatically cleared to 0 when the flush is complete. Writing 0 has no effect	
				and does not stop a cache flush in progress.0: ICC1 flush complete1: Flush the contents of the ICC1 cache	
0	memsel	R/W	0	RV32 Memory Select	
					2 and sysram3 are shared between the CM4 and co set the RV32 core as the exclusive master for
				O: Sysram2 and sysram3 are shared and accessible by both the CM4 and cores. 1: Sysram2 and sysram3 are accessible by the RV32 core only. Note: The application software must ensure that no accesses are occurring sysram2 or sysram3 before setting this field to 1. See section Multiprocess Communications for information on using the semaphore peripheral for communication between the RV32 and CM4 cores.	

Analog Devices, Inc. Page 99 of 420



4.16 General Control Function Registers (GCFR)

See *Table 3-3* for the base address of this peripheral/module. See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Table 4-91: General Control Function Register Summary

Offset	Register	Description
[0x0000]	GCFR_REGO	General Control Function Register 0
[0x0004]	GCFR_REG1	General Control Function Register 1
[0x0008]	GCFR_REG2	General Control Function Register 2
[0x000C]	GCFR_REG3	General Control Function Register 3

4.16.1 General Control Function Register Details

Table 4-92: General Control Function Register 0

General	Control Function 0			GCFR_REG0	[0x0000]
Bits	Field	Access	Reset	Description	
31:4	-	RO	0	Reserved	
3	cnnx16_3_pwr_en	R/W	0	CNNx16_3 Power Domain Ena	ble
				0: Disabled 1: Enabled	
2	cnnx16_2_pwr_en	R/W	0	CNNx16_2 Power Domain Ena	ble
				0: Disabled 1: Enabled	
1	cnnx16_1_pwr_en	R/W	0	CNNx16_1 Power Domain Ena	ble
				0: Disabled 1: Enabled	
0	cnnx16_0_pwr_en	R/W	0	CNNx16_0 Power Domain Ena	ble
				0: Disabled 1: Enabled	

Table 4-93: General Control Function Register 1

General (Control Function Regi	ster 1		GCFR_REG1	[0x0004]
Bits	Field	Access	Reset	Description	
31:4	-	RO	0	Reserved	
3	cnnx16_3_ram_en	R/W	0	CNNx16_3 RAM Power Enable	
				0: Disabled 1: Enabled	
2	cnnx16_2_ram_en	R/W	0	CNNx16_2 RAM Power Enable	
				0: Disabled 1: Enabled	
1	cnnx16_1_ram_en	R/W	0	CNNx16_1 RAM Power Enable	
				0: Disabled 1: Enabled	
0	cnnx16_0_ram_en	R/W	0	CNNx16_0 RAM Power Enable	
				0: Disabled 1: Enabled	

Analog Devices, Inc. Page 100 of 420



Table 4-94: General Control Function Register 2

General C	neral Control Function Register 2			GCFR_REG2	[0x0008]
Bits	Field	Access	Reset	Description	
31:4	-	RO	0	Reserved	
3	cnnx16_3_iso	R/W	0	CNNx16_3 Power Domain Iso	lation
				0: Disabled	
				1: Enabled	
2	cnnx16_2_iso	R/W	0	CNNx16_2 Power Domain Isol	ation
				0: Disabled	
				1: Enabled	
1	cnnx16_1_iso	R/W	0	CNNx16_1 Power Domain Isol	ation
				0: Disabled	
				1: Enabled	
0	cnnx16_0_iso	R/W	0	CNNx16_0 Power Domain Isol	ation
				0: Disabled	
				1: Enabled	

Table 4-95: General Control Function Register 3

General Control Function Register 3				GCFR_REG3 [0x000C]			
Bits	Field	Access	Reset	Description			
31:4	-	RO	0	Reserved			
3	cnnx16_3_rst	R/W	0	CNNx16_3 Power Domain Res	et		
				Write this field to 1 to initiate	a power domain reset for the CNNx16_3.		
				0: Normal operation 1: Initiate reset			
2	cnnx16_2_rst	R/W	0	CNNx16_2 Power Domain Reset			
				Write this field to 1 to initiate a power domain reset for the CNNx16_2.			
				0: Normal operation			
	_	L		1: Initiate reset			
1	cnnx16_1_rst	R/W	0	CNNx16_1 Power Domain Reset			
				Write this field to 1 to initiate a power domain reset for the CNNx16_1.			
				0: Normal operation			
				1: Initiate reset			
0	cnnx16_0_rst	R/W	0	CNNx16_0 Power Domain Reset			
				Write this field to 1 to initiate	a power domain reset for the CNNx16_0.		
				0: Normal operation			
				1: Initiate reset			

Analog Devices, Inc. Page 101 of 420



5. Interrupts and Exceptions

Interrupts and exceptions are managed by either the Arm Cortex-M4 with FPU NVIC or the RV32 interrupt controller. The NVIC manages the interrupts, exceptions, priorities, and masking. *Table 5-1* and *Table 5-2* detail the MAX78000's interrupt vector tables for the CM4 and RV32 processors, respectively, and describe each exception and interrupt.

5.1 CM4 Interrupt and Exception Features

- 8 programmable priority levels
- · Nested exception and interrupt support
- · Interrupt masking

5.2 CM4 Interrupt Vector Table

Table 5-1 lists the interrupt and exception table for the MAX78000's CM4 core. There are 119 interrupt entries for the MAX78000, including reserved for future use interrupt placeholders. Including the 15 system exceptions for the Arm Cortex-M4 with FPU, the total number of entries is 134.

Table 5-1: MAX78000 CM4 Interrupt Vector Table

Exception (Interrupt) Number	Offset	Name	Description
1	[0x0004]	Reset_IRQn	Reset
2	[0x0008]	NonMaskableInt_IRQn	Non-Maskable Interrupt
3	[0x000C]	HardFault_IRQn	Hard Fault
4	[0x0010]	MemoryManagement_IRQn	Memory Management Fault
5	[0x0014]	BusFault_IRQn	Bus Fault
6	[0x0018]	UsageFault_IRQn	Usage Fault
7:10	[0x001C]-[0x0028]	-	Reserved
11	[0x002C]	SVCall_IRQn	Supervisor Call Exception
12	[0x0030]	DebugMonitor_IRQn	Debug Monitor Exception
13	[0x0034]	-	Reserved
14	[0x0038]	PendSV_IRQn	Request Pending for System Service
15	[0x003C]	SysTick_IRQn	System Tick Timer
16	[0x0040]	PF_IRQn	Power Fail interrupt
17	[0x0044]	WDT0_IRQn	Windowed Watchdog Timer 0 Interrupt
18	[0x0048]	-	Reserved
19	[0x004C]	RTC_IRQn	Reserved
20	[0x0050]	TRNG_IRQn	True Random Number Generator Interrupt
21	[0x0054]	TMR0_IRQn	Timer 0 Interrupt
22	[0x0058]	TMR1_IRQn	Timer 1 Interrupt
23	[0x005C]	TMR2_IRQn	Timer 2 Interrupt
24	[0x0060]	TMR3_IRQn	Timer 3 Interrupt
25	[0x0064]	TMR4_IRQn	Timer 4 (LPTMR0) Interrupt
26	[0x0068]	TMR5_IRQn	Timer 5 (LPTMR1) Interrupt
27:28	[0x006C]:[0x0070]	-	Reserved

Analog Devices, Inc. Page 102 of 420



Exception (Interrupt) Number	Offset	Name	Description
29	[0x0074]	I2C0_IRQn	I ² C Port 0 Interrupt
30	[0x0078]	UART0_IRQn	UART Port 0 Interrupt
31	[0x007C]	UART1_IRQn	UART Port 1 Interrupt
32	[0x0080]	SPI1_IRQn	SPI Port 1 Interrupt
33:35	[0x0084]:[0x008C]	-	Reserved
36	[0x90]	ADC_IRQn	ADC Interrupt
37:38	[0x0094]:[0x0098]	-	Reserved
39	[0x009C]	FLC0_IRQn	Flash Controller 0 Interrupt
40	[0x00A0]	GPIO0_IRQn	GPIO Port 0 Interrupt
41	[0x00A4]	GPIO1_IRQn	GPIO Port 1 Interrupt
42	[0x00A8]	GPIO2_IRQn	GPIO Port 2 Interrupt
43	[0x00AC]	-	Reserved
44	[0x00B0]	DMA0_IRQn	DMA0 Interrupt
45	[0x00B4]	DMA1_IRQn	DMA1 Interrupt
46	[0x00B8]	DMA2_IRQn	DMA2 Interrupt
47	[0x00BC]	DMA3_IRQn	DMA3 Interrupt
48:49	[0x00C0 : 0x00C4]	-	Reserved
50	[0x00C8]	UART2_IRQn	UART Port 2 Interrupt
51	[0x00CC]	-	Reserved
52	[0x00D0]	I2C1_IRQn	I ² C Port 1 Interrupt
53:68	[0x00D4]: [0x0110]	-	Reserved
69	[0x0114]	WUT_IRQn	Wakeup Timer Interrupt
70	[0x0118]	GPIOWAKE_IRQn	GPIO Wakeup Interrupt
71	[0x011C]	-	Reserved
72	[0x0120]	SPI0_IRQn	SPI Port 0 Interrupt
73	[0x0124]	WDT1_IRQn	Low Power Watchdog Timer 0 (WDT1) Interrupt
74	[0x0128]	-	Reserved
75	[0x012C]	PT_IRQn	Pulse Train Interrupt
76:77	[0x0130]:[0x0134]	-	Reserved
78	[0x0138]	I2C2_IRQn	I ² C Port 2 Interrupt
79	[0x013C]	RISCV_IRQn	CPU1 (RV32) Interrupt
80:82	[0x0140]:[0x0148]	-	Reserved
83	[0x014C]	OWM_IRQn	1-Wire Master Interrupt
84:97	[0x0150]:[0x0184]	-	Reserved
98	[0x0188]	ECC_IRQn	Error Correction Coding Block Interrupt
99	[0x018C]	DVS_IRQn	Digital Voltage Scaling Interrupt
100	[0x0190]	SIMO_IRQn	Single Input Multiple Output Interrupt
101:103	[0x0194]:[0x019C]	-	Reserved
104	[0x01A0}	UART3_IRQn	UART3 (LPUART0) Interrupt

Analog Devices, Inc. Page 103 of 420



Exception (Interrupt) Number	Offset	Name	Description
105:106	[0x01A4]:[0x01A8]	-	Reserved
107	[0x01AC]	PCIF_IRQn	Parallel Camera Interface Interrupt
108:112	[0x01B0]:[0x01C0]	-	Reserved
113	[0x01C4]	AES_IRQn	AES Interrupt
114	[0x01C8]	-	Reserved
115	[0x01CC]	I2S_IRQn	I ² S Interrupt
116	[0x01D0]	CNN_FIFO_IRQn	CNN FIFO Interrupt
117	[0x01D4]	CNN_IRQn	CNN Interrupt
118	[0x01D8]	-	Reserved
119	[0x01DC]	LPCMP_IRQn	Low Power Comparator Interrupt

5.3 RV32 Interrupt Vector Table

Table 5-2 lists the interrupt and exception table for the MAX78000's RV32 core.

Table 5-2: MAX78000 RV32 Interrupt Vector Table

Exception (Interrupt) Number	Name	Description
4	PF_IRQn	Power Fail/System Fault/CM4/Bus Fault
5	WDT0_IRQn	Windowed Watchdog Timer 0 Interrupt
6	GPIOWAKE_IRQn	GPIO Wakeup Interrupt
7	RTC_IRQn	RTC Interrupt
8	TMR0_IRQn	Timer 0 Interrupt
9	TMR1_IRQn	Timer 1 Interrupt
10	TMR2_IRQn	Timer 2 Interrupt
11	TMR3_IRQn	Timer 3 Interrupt
12	TMR4_IRQn	Timer 4 (LPTMR0) Interrupt
13	TMR5_IRQn	Timer 5 (LPTMR1) Interrupt
14	I2C0_IRQn	I ² C Port 0 Interrupt
15	UART0_IRQn	UART Port 0 Interrupt
16	ı	Reserved
17	I2C1_IRQn	I ² C Port 1 Interrupt
18	UART1_IRQn	UART Port 1 Interrupt
19	UART2_IRQn	UART Port 2 Interrupt
20	I2C2_IRQn	I ² C Port 2 Interrupt
21	UART3_IRQn	UART3 (LPUART0) Interrupt
22	SPI1_IRQn	SPI Port 1 Interrupt
23	WUT_IRQn	Wakeup Timer Interrupt
24	FLC0_IRQn	Flash Controller 0 Interrupt
25	GPIO0_IRQn	GPIO Port 0 Interrupt
26	GPIO1_IRQn	GPIO Port 1 Interrupt

Analog Devices, Inc. Page 104 of 420



Exception (Interrupt) Number	Name	Description
27	GPIO2_IRQn	GPIO Port 2 Interrupt
28	DMA0_IRQn	DMA0 Interrupt
29	DMA1_IRQn	DMA1 Interrupt
30	DMA2_IRQn	DMA2 Interrupt
31	DMA3_IRQn	DMA3 Interrupt
32:45	-	Reserved
46	AES_IRQn	AES Interrupt
47	TRNG_IRQn	TRNG Interrupt
48	WDT1_IRQn	Watchdog Timer 1 (LPWDT0) Interrupt
49	DVS_IRQn	Digital Voltage Scaling Interrupt
50	SIMO_IRQn	Single Input Multiple Output Interrupt
51	-	Reserved
52	PT_IRQn	Pulse Train Interrupt
53	ADC_IRQn	ADC Interrupt
54	OWM_IRQn	1-Wire Master Interrupt
55	I2S_IRQn	I ² S Interrupt
56	CNN_FIFO_IRQn	CNN TX FIFO Interrupt
57	CNN_IRQn	CNN Interrupt
58	-	Reserved
59	PCIF_IRQn	Parallel Camera Interface Interrupt

Analog Devices, Inc. Page 105 of 420



6. General-Purpose I/O and Alternate Function Pins (GPIO)

General-purpose I/O (GPIO) pins can be individually configured to operate in a digital I/O mode or in an alternate function (AF) mode, which maps a signal associated with an enabled peripheral to that GPIO. Each GPIO supports dynamic switching between I/O mode and alternate function mode. Configuring a pin for an alternate function supersedes its use as a digital I/O; however, the state of the GPIO is still readable through the GPIOn IN register.

The electrical characteristics of a GPIO pin are identical whether the pin is configured as an I/O or as an alternate function, except where explicitly noted in the data sheet electrical characteristics tables.

The GPIO are divided logically into ports of 32 pins. Package variants may not implement all pins of a specific 32-bit GPIO port.

Each port pin has an interrupt function that can be independently enabled and configured as a level-sensitive or edge-sensitive interrupt. All GPIOs of a given port share the same interrupt vector as detailed in *GPIO Interrupt Handling*.

Note: The register set used to control the GPIO are identical across multiple Analog Devices microcontrollers; however, the behavior of several registers varies depending on the specific device. The behavior of the registers should not be assumed to be the same from one device to a different device. Specifically the registers GPIOn_PADCTRLO, GPIOn_PADCTRL1, GPIOn_HYSEN, GPIOn_SRSEL, GPIOn_DSO, GPIOn_DS1, and GPIOn_VSSEL are device-dependent in their usage. GPIO3 is controlled differently and has different features than the other GPIO ports in the MAX78000. See MCR_GPIO3_CTRL for details on using GPIO3.

The features for each GPIO pin include:

- Full CMOS outputs with configurable drive strength settings
- Input modes/options:
 - High impedance
 - Weak pullup/pulldown
 - Strong pullup/pulldown
- Output data can be from the GPIOn OUT register or an enabled peripheral.
- Input data can be read from the GPIOn_IN input register or the enabled peripheral.
- Bit set and clear registers for efficient bit-wise write access to the pins and configuration registers.
- Wake from low-power modes using edge-triggered inputs.
- Selectable GPIO voltage supply for GPIO0, GPIO1, and GPIO2:
 - V_{DDIO}
 - V_{DDIOH}
- Selectable interrupt events:
 - Level triggered low
 - Level triggered high
 - Edge triggered rising edge.
 - Edge triggered falling edge.
 - Edge triggered rising and falling edge.
- All GPIO pins default to input mode with weak-pullup during power-on-reset events.

Analog Devices, Inc. Page 106 of 420



6.1 Instances

Table 6-1 shows the number of GPIO available on each IC package. Some packages and part numbers do not implement all bits of a 32-bit GPIO port. Register fields corresponding to unimplemented GPIO contain indeterminate values and should not be modified.

Table 6-1: MAX78000 GPIO Pin Count

Package	GPIO	PINS
81-CTBGA	GPIO0[30:0]	31
	GPIO1[9:0]	10
	GPIO2[7:0]	8
	GPIO3[1:0] [†]	2

Note: See Power Sequencer Registers (PWRSEQ) for details on using GPIO3.

Note: Refer to the device data sheet for descriptions of each GPIO port pin's alternate functions.

6.2 Configuration

Each device pin is individually configurable as a GPIO or an alternate function. The correct alternate function setting must be selected for each pin of a given multi-pin peripheral for proper operation.

6.2.1 Power-On-Reset Configuration

All I/O default to GPIO mode during a POR event as high impedance inputs except the SWDIO and SWDCLK pins. After a POR, the SWD is enabled by default with AF1 selected by hardware. See the *Bootloader* chapter for exceptions.

Following a POR event, all GPIO, except device pins that have the SWDIO and SWDCLK function, are configured with the following default settings:

- GPIO mode enabled
 - GPIOn_ENO.en[pin] = 1
 - GPIOn_EN1.en[pin] = 0
 - ◆ GPIOn EN2.en[pin] = 0
- Pullup/pulldown disabled, I/O in Hi-Z mode
 - ◆ GPIOn_PADCTRLO.mode[pin] = 0
 - ◆ GPIOn PADCTRL1.mode[pin]
- Output mode disabled
 - ◆ GPIOn OUTEN.en[pin] = 0
- Interrupt disabled
 - ◆ GPIOn_INTEN.en[pin] = 0

6.2.2 Serial Wire Debug Configuration

Perform the following steps to configure the SWDIO and SWDCLK device pins for SWD mode:

Analog Devices, Inc. Page 107 of 420



- 1. Set the device pin P0.28 for AF1 mode:
 - a. $GPIOn_ENO.config[28] = 0$
 - b. $GPIOn_EN1.config[28] = 0$
 - c. $GPIOn_EN2.config[28] = 0$
- 2. Set device pin P0.29 for AF1 mode:
 - a. $GPIOn_ENO.config[29] = 0$
 - b. $GPIOn_EN1.config[29] = 0$
 - c. $GPIOn_EN2.config[29] = 0$

Note: To use the SWD pins in GPIO mode, set the desired GPIO pins for SWD AF and disable the SWD ($GCR_SYSCTRL.swd_dis = 1$).

6.2.3 Pin Function Configuration

Table 6-2 depicts the bit settings for the GPIOn_EN0, GPIOn_EN1, and GPIOn_EN2 registers to configure a GPIO port pin's function. Each of the bits within these registers represents the configuration of a single pin on the GPIO port. For example, GPIO0_EN0.config[25], GPIO0_EN1.config[25], and GPIO0_EN2.config[25] all represent configuration for device pin P0.25. See Table 6-5 for a detailed example of how each of these bits applies to each GPIO device pin.

Table 6-2: MAX78000 GPIO Pin Function Configuration

MODE	GPIOn_ENO.config[pin]	GPIOn_EN1.config[pin]	<pre>GPIOn_EN2.config[pin]</pre>
AF1	0	0	0
AF2	0	1	0
I/O (transition to AF1)	1	0	0
I/O (transition to AF2)	1	1	0

6.2.4 Input Mode Configuration

Table 6-3 depicts the bit settings for the digital I/O input mode. Each of the bits within these registers represents the configuration of a single pin on the GPIO port. For example, GPIOO_PADCTRL1.config[25], GPIOO_PADCTRL0.config[25], GPIOO_PS.pull_sel[25], and GPIOO_VSSEL.v_sel[25] all represent configuration for device pin P0.25. See Table 6-8 for a detailed example of how each of these bits applies to each GPIO device pin. Refer to the device data sheet for details of specific electrical characteristics.

Table 6-3: MAX78000 Input Mode Configuration

Input Mode	Mode	e Select	Pullup/Pulldown Strength	Power Supply
•	<pre>GPIOn_PADCTRL1.config[pin]</pre>	GPIOn_PADCTRL0.config[pin]	<pre>GPIOn_PS.pull_sel[pin]</pre>	<pre>GPIOn_VSSEL.v_sel[pin]</pre>
High-impedance	0	0	N/A	N/A
Weak Pullup to V_{DDIO} (1M Ω)	0	1	0	0
Strong Pullup to V_{DDIO} (25K Ω)	0	1	1	0
Weak Pulldown to V _{DDIOH} (1MΩ)	1	0	0	1
Strong Pulldown to V _{DDIOH} (25KΩ)	1	0	1	1
Reserved	1	1	N/A	N/A

Analog Devices, Inc. Page 108 of 420



6.2.5 Output Mode Configuration

Table 6-4 shows the configuration options for digital I/O in output mode. Each of the bits within these registers represents the configuration of a single pin on the GPIO port. For example, GPIO2_DS0.config[25], GPIO2_DS1.config[25], and GPIO2_VSSEL.v_sel[25] all represent configuration for GPIO port 2 pin 25 (device pin P0.25). See Table 6-8 for a detailed example of how each of these bits applies to each GPIO device pin. Refer to the device data sheet for details of specific electrical characteristics.

Table 6-4: MAX78000 Output Mode Configuration

Innut Made	Drive S	Power Supply	
Input Mode	GPIOn_DS1.config[pin]	GPIOn_DS0.config[pin]	GPIOn_VSSEL.v_sel[pin]
Output Drive Strength 0, V _{DDIO} Supply	0	0	0
Output Drive Strength 1, V _{DDIO} Supply	0	1	0
Output Drive Strength 2, V _{DDIO} Supply	1	0	0
Output Drive Strength 3, V _{DDIO} Supply	1	1	0
Output Drive Strength 0, V _{DDIOH} Supply	0	0	1
Output Drive Strength 1, V _{DDIOH} Supply	0	1	1
Output Drive Strength 2, V _{DDIOH} Supply	1	0	1
Output Drive Strength 3, V _{DDIOH} Supply	1	1	1

Each GPIO port is assigned a dedicated interrupt vector, as shown in Table 6-9.

6.3 Reference Tables

The tables in this section provide example references for register bit assignment to configure a device's GPIO port 0 pins. Other GPIO port pins are configured similarly using the respective GPIO1 or GPIO2 registers.

Table 6-5: MAX78000 GPIO0 Alternate Function Configuration Reference

Device Pin	Alternate Function Configuration Bits								
P0.0	GPIO0_EN0.config[0]	GPIO0_EN1.config[0]	GPIO0_EN2.config[0]						
P0.1	GPIO0_EN0.config[1]	GPIO0_EN1.config[1]	GPIO0_EN2.config[1]						
P0.30	GPIO0_EN0.config[30]	GPIO0_EN1.config[30]	GPIO0_EN2.config[30]						
P0.31	GPIO0_EN0.config[31]	GPIO0_EN1.config[31]	GPIO0_EN2.config[31]						

Table 6-6: MAX78000 GPIO0 Output/Input Configuration Reference

Device Pin	GPIO Output Enable	GPIO Output Write	GPIO Input Enable	GPIO Input Read
P0.0	GPIO0_OUTEN.en[0]	GPIO0_OUT.level[0]	GPIO0_INEN.en[0]	GPIO0_IN.level[0]
P0.1	GPIO0_OUTEN.en[1]	GPIO0_OUT.level[1]	GPIO0_INEN.en[1]	GPIO0_IN.level[1]
P0.30	GPIO0_OUTEN.en[30]	GPIO0_OUT.level[30]	GPIO0_INEN.en[30]	GPIO0_IN.level[30]
P0.31	GPIO0_OUTEN.en[31]	GPIO0_OUT.level[31]	GPIO0_INEN.en[31]	GPIO0_IN.level[31]

Analog Devices, Inc. Page 109 of 420



Table 6-7: MAX78000 GPIO0 Interrupt Configuration Reference

Devic e Pin	Enable	Status	Dual Edge	Polarity	Trigger	Wakeup
P0.0	GPIO0_INTEN.en[0]	GPIO0_INTFL.config[0]	GPIO0_DUALEDGE.dualedge[0]	GPIO0_INTPOL.pol[0]	GPIOO_INTMODE.gpio_intmode[0]	GPIO0_WKEN.en[0]
P0.1	GPIO0_INTEN.en[1]	GPIO0_INTFL.config[1]	GPIO0_DUALEDGE.config[1]	GPIO0_INTPOL.pol[1]	GPIO0_INTMODE.gpio_intmode[1]	GPIO0_WKEN.en[1]
	::	ï	:-	ï	::	
P0.30	GPIOO_INTEN.en[3 0]	GPIO0_INTFL.int[30]	GPIOO_DUALEDGE.gpio_dualedge[3 0]	GPIO0_INTPOL.pol[3 0]	GPIOO_INTMODE.gpio_intmode[3 0]	GPIO0_WKEN.en[3 0]
P0.31	GPIO0_INTEN.en[3 1]	GPIO0_INTFL.int[31]	GPIO0_DUALEDGE.gpio_dualedge[3 1]	GPIOO_INTPOL.pol[3 1]	GPIO0_INTMODE.gpio_intmode[3 1]	GPIO0_WKEN.en[3 1]

Table 6-8: MAX78000 GPIO0 Pullup/Pulldown/Drive Strength/Voltage Configuration Reference

Device Pin	Pullup,	/Pulldown/Strength Sele	ect	Drive S	Voltage	
P0.0	GPIO0_PADCTRL0.config[0]	GPIO0_PADCTRL1.config[0]	GPIO0_PS.pull_sel[0]	GPIO0_DS0.config[0]	GPIO0_DS1.config[0]	GPIOn_VSSEL.v_sel[0]
P0.1	GPIO0_PADCTRL0.config[1]	GPIO0_PADCTRL1.config[1]	GPIO0_PS.pull_sel[1]	GPIO0_DS0.config[1]	GPIO0_DS1.config[1]	GPIOn_VSSEL.v_sel[1]
		::	:		:	
P0.30	GPIO0_PADCTRL0.config[30]	GPIO0_PADCTRL1.config[30]	GPIO0_PS.pull_sel[30]	GPIO0_DS0.config[30]	GPIO0_DS1.config[30]	GPIOn_VSSEL.v_sel[30]
P0.31	GPIO0_PADCTRL0.config[31]	GPIO0_PADCTRL1.config[31]	GPIO0_PS.pull_sel[31]	GPIO0_DS0.config[31]	GPIO0_DS1.config[31]	GPIOn_VSSEL.v_sel[31]

6.4 Usage

6.4.1 Reset State

During a power-on-reset event, each GPIO is reset to the default input mode with the weak pullup resistor enabled as follows:

- 1. The GPIO configuration enable bits shown in *Table 6-2* are set to I/O (transition to AF1) mode.
- Input mode is enabled (GPIOn_INEN.en[pin] = 1).
- 3. High impedance mode enabled (GPIOn_PADCTRL1.config[pin] = 0, GPIOn_PADCTRL0.config[pin] = 0), pullup and pulldown disabled.
- 4. Output mode disabled (GPIOn_OUTEN.en[pin] = 0).
- 5. Interrupt disabled (GPIOn_INTEN.en[pin] = 0).

6.4.2 Input Mode Configuration

Perform the following steps to configure one or more pins for input mode:

- 1. Set the GPIO Configuration Enable bits shown in *Table 6-2* to any one of the I/O mode settings.
- 2. Configure the electrical characteristics of the pin as desired, as shown in *Table 6-3*.
- 3. Enable the input buffer connected to the GPIO pin by setting GPIOn_INEN.en[pin] to 1.
- 4. Read the input state of the pin using the GPIOn_IN.level[pin] field.

Analog Devices, Inc. Page 110 of 420



6.4.3 Output Mode Configuration

Perform the following steps to configure a pin for output mode:

- 1. Set the GPIO Configuration Enable bits shown in *Table 6-2* to any one of the I/O mode settings.
- 2. Configure the electrical characteristics of the pin as desired, as shown in *Table 6-4*.
- 3. Set the output logic high or logic low using the GPIOn OUT.level[pin] bit.
- 4. Enable the output buffer for the pin by setting GPIOn OUTEN.en[pin] to 1.

6.4.4 Alternate Function Configuration

Most GPIO support one or more alternate functions selected with the GPIO configuration enable bits shown in *Table 6-2*. The bits that select the AF must only be changed while the pin is in one of the I/O modes (*GPIOn_ENO* = 1). The specific I/O mode must match the desired AF. For example, if a transition to AF1 is desired, first select the setting corresponding to I/O (transition to AF1). Then enable the desired mode by selecting the AF1 mode.

- 1. Set the GPIO configuration enable bits shown in *Table 6-2* to the I/O mode corresponding to the desired new AF setting. For example, select "I/O (transition to AF1)" if switching to AF1. Switching between different I/O mode settings does not affect the state or electrical characteristics of the pin.
- 2. Configure the electrical characteristics of the pin. See *Table 6-3* if the assigned alternate function uses the pin as an input. See *Table 6-4* if the assigned alternate function uses the pin as an output.
- 3. Set the GPIO Configuration Enable bits shown in *Table 6-2* to the desired alternate function.

6.5 Configuring GPIO (External) Interrupts

Each GPIO pin supports external interrupt events when the GPIO is configured for I/O mode and the input mode is enabled. If the GPIO is configured for an alternate peripheral function, the interrupts are peripheral-controlled.

GPIO interrupts can be individually enabled and configured as an edge or level triggered independently on a pin-by-pin basis. The edge trigger can be a rising, falling, or both transitions.

Each GPIO pin has a dedicated status bit in its corresponding *GPIOn_INTFL* register. A GPIO interrupt occurs when the status bit transitions from 0 to 1 if the corresponding bit is set in the corresponding *GPIOn_INTEN* register. Note that the interrupt status bit is always set when the current interrupt configuration event occurs, but an interrupt is only generated if explicitly enabled.

The following procedure details the steps for enabling ACTIVE mode interrupt events for a GPIO pin:

- 1. Disable interrupts by setting the *GPIOn_INTEN.en[pin]* field to 0. Disabling interrupts prevents any new interrupts on the pin from triggering but does not clear previously triggered (pending) interrupts. The application can disable all interrupts for a GPIO port by writing 0 to the *GPIOn_INEN* register. To maintain previously enabled interrupts, read the *GPIOn_INEN* register and save the state before setting the register to 0.
- 2. Clear pending interrupts by writing 1 to the GPIOn_INTFL_CLR.clr[pin] bit.
- 3. Configure the pin for the desired interrupt event
- 4. Set GPIOn_INTMODE.mode[pin] to select the desired interrupt.
- 5. For level triggered interrupts, the interrupt triggers on an input high (GPIOn_INTPOL.pol[pin] = 0) or input low level
- 6. For edge triggered interrupts, the interrupt triggers on a transition from low to high(GPIOn_INTPOL.pol[pin] = 0) or high to low (GPIOn_INTPOL.pol[pin] = 1).
- 7. Optionally set *GPIOn_DUALEDGE.de_en[pin]* to 1 to trigger on both the rising and falling edges of the input signal.
 - a. Set GPIOn INTEN.en[pin] to 1 to enable the interrupt for the pin.

Analog Devices, Inc. Page 111 of 420



6.5.1 GPIO Interrupt Handling

Each GPIO port is assigned a dedicated interrupt vector, as shown in Table 6-9.

Table 6-9: MAX78000 GPIO Port Interrupt Vector Mapping

GPIO Interrupt Source	GPIO Interrupt Status Register	CM4 RV32 Interrupt Vector Interrupt Vector Number Number		GPIO Interrupt Vector
GPIO0[31:0]	GPIOn_INTFL	40	25	GPIO0_IRQn
GPIO1[9:0]	GPIOn_INTFL	41	26	GPIO1_IRQn
GPIO2[7:0]	GPIOn_INTFL	42	27	GPIO2_IRQn

To handle GPIO interrupts in your interrupt vector handler, complete the following steps:

- 1. Read the GPIOn_INTFL register to determine the GPIO pin that triggered the interrupt.
- 2. Complete interrupt tasks associated with the interrupt source pin (application-defined).
- 3. Clear the interrupt flag in the *GPIOn_INTFL* register by writing a 1 to the *GPIOn_INTFL_CLR* bit position that triggered the interrupt; this also clears and rearms the edge detectors for edge-triggered interrupts.
- 4. Return from the interrupt vector handler.

6.5.2 Using GPIO for Wake Up from Low-Power Modes

Low-power modes support an asynchronous wake up from edge-triggered interrupts on the GPIO ports. Level triggered interrupts are not supported for wake up because the system clock must be active to detect levels.

A single wake-up interrupt vector, GPIOWAKE_IRQn, is assigned for all pins of all GPIO ports. When the GPIO wake-up event occurs, the application software must interrogate each *GPIOn_INTFL* register to determine which external port pin caused the wake-up event.

Table 6-10: MAX78000 GPIO Wakeup Interrupt Vector

GPIO Wake Interrupt Source	GPIO Wake Interrupt Status Register	CM4 Interrupt Vector Number	RV32 Interrupt Vector Number	GPIO Wake Interrupt Vector
GPIO0	GPIO0_INTFL	70	6	GPIOWAKE_IRQn
GPIO1	GPIO1_INTFL	70	6	GPIOWAKE_IRQn
GPIO2	GPIO2_INTFL	70	6	GPIOWAKE_IRQn

To enable a low-power mode to wake up from *SLEEP*, *DEEPSLEEP*, *LPM*, *UPM*, and *BACKUP*) using an external GPIO interrupt, complete the following steps:

- 1. Clear pending interrupt flags by writing a logic 1 to GPIOn_INTFL_CLR.clr[pin].
- 2. Activate the GPIO wake-up function by writing a logic 1 to GPIOn WKEN.we[pin].
- 3. Configure the power manager to use the GPIO as a wake-up source by GCR PM.gpio we field to 1.

Analog Devices, Inc. Page 112 of 420



6.6 Registers

See *Table 3-3* for the base address of this peripheral/module. If multiple instances of the peripheral are provided, each instance has its own independent set of the registers shown in *Table 6-11*. Register names for a specific instance are defined by replacing "n" with the instance number. For example, a register PERIPHERALn_CTRL resolves to PERIPHERALO_CTRL and PERIPHERAL1_CTRL for instances 0 and 1, respectively.

See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Table 6-11: GPIO Register Summary

Offset	Register	Description	
[0x0000]	GPIOn_EN0	GPIO Port n Configuration Enable Bit 0 Register	
[0x0004]	GPIOn_ENO_SET	GPIO Port n Configuration Enable Atomic Set Bit 0 Register	
[8000x0]	GPIOn_ENO_CLR	GPIO Port n Configuration Enable Atomic Clear Bit 0 Register	
[0x000C]	GPIOn_OUTEN	GPIO Port n Output Enable Register	
[0x0010]	GPIOn_OUTEN_SET	GPIO Port n Output Enable Atomic Set Register	
[0x0014]	GPIOn_OUTEN_CLR	GPIO Port n Output Enable Atomic Clear Register	
[0x0018]	GPIOn_OUT	GPIO Port n Output Register	
[0x001C]	GPIOn_OUT_SET	GPIO Port n Output Atomic Set Register	
[0x0020]	GPIOn_OUT_CLR	GPIO Port n Output Atomic Clear Register	
[0x0024]	GPIOn_IN	GPIO Port n Input Register	
[0x0028]	GPIOn_INTMODE	GPIO Port n Interrupt Mode Register	
[0x002C]	GPIOn_INTPOL	GPIO Port n Interrupt Polarity Register	
[0x0030]	GPIOn_INEN	GPIO Port n Input Enable Register	
[0x0034]	GPIOn_INTEN	GPIO Port n Interrupt Enable Register	
[0x0038]	GPIOn_INTEN_SET	GPIO Port n Interrupt Enable Atomic Set Register	
[0x003C]	GPIOn_INTEN_CLR	GPIO Port n Interrupt Enable Atomic Clear Register	
[0x0040]	GPIOn_INTFL	GPIO Port n Interrupt Status Register	
[0x0048]	GPIOn_INTFL_CLR	GPIO Port n Interrupt Clear Register	
[0x004C]	GPIOn_WKEN	GPIO Port n Wakeup Enable Register	
[0x0050]	GPIOn_WKEN_SET	GPIO Port n Wakeup Enable Atomic Set Register	
[0x0054]	GPIOn_WKEN_CLR	GPIO Port n Wakeup Enable Atomic Clear Register	
[0x005C]	GPIOn_DUALEDGE	GPIO Port n Interrupt Dual Edge Mode Register	
[0x0060]	GPIOn_PADCTRL0	GPIO Port n Pad Configuration 1 Register	
[0x0064]	GPIOn_PADCTRL1	GPIO Port n Pad Configuration 2 Register	
[0x0068]	GPIOn_EN1	GPIO Port n Configuration Enable Bit 1 Register	
[0x006C]	GPIOn_EN1_SET	GPIO Port n Configuration Enable Atomic Set Bit 1 Register	
[0x0070]	GPIOn_EN1_CLR	GPIO Port n Configuration Enable Atomic Clear Bit 1 Register	
[0x0074]	GPIOn_EN2	GPIO Port n Configuration Enable Bit 2 Register	
[0x0078]	GPIOn_EN2_SET	GPIO Port n Configuration Enable Atomic Set Bit 2 Register	
[0x007C]	GPIOn_EN2_CLR	GPIO Port n Configuration Enable Atomic Clear Bit 2 Register	
[8A00x0]	GPIOn_HYSEN	GPIO Port n Hysteresis Enable Register	
[0x00AC]	GPIOn_SRSEL	GPIO Port n Slew Rate Select Register	

Analog Devices, Inc. Page 113 of 420



Offset	Register	Description		
[0x00B0]	GPIOn_DS0	GPIO Port n Output Drive Strength Bit 0 Register		
[0x00B4]	GPIOn_DS11	GPIO Port n Output Drive Strength Bit 1 Register		
[0x00B8]	GPIOn_PS	GPIO Port n Pulldown/Pullup Strength Select Register		
[0x00C0]	GPIOn_VSSEL	GPIO Port n Voltage Select Register		

6.6.1 Register Details

Table 6-12: GPIO Port n Configuration Enable Bit 0 Register

GPIO Port n Configuration Enable Bit 0				GPIOn_EN0 [0x0000]			
Bits	Field	Access	Reset	Description			
31:0	config	R/W	1	GPIO Configuration Enable Bit 0 In conjunction with the bits in <i>Table 6-2</i> , this f device pin for digital I/O or an alternate function directly by writing to this register or indirectly <i>GPIOn_ENO_CLR</i> . Table 6-5 depicts a detailed example of how end of GPIO device pins Note: Some GPIO are not implemented in all dunimplemented GPIO should not be changed for the associated pin.	ion mode. This field can be modified through GPIOn_ENO_SET or each of these bits applies to each of the devices. Bits associated with from their default value.		

Table 6-13: GPIO Port n Configuration Enable Atomic Set Bit 0 Register

GPIO Port n Configuration Enable Atomic Set Bit 0)	GPIOn_EN0_SET	[0x0004]	
Bits	Field	Access	Reset	Description	n	
31:0	set	R/W1	0	GPIO Conf	figuration Enable Atomic Set Bit 0	
				Writing 1 to one or more bits sets the corresponding bits in the <i>GPIOn_ENO</i> register.		
				0: No ef		
				1: Corre	sponding bits in <i>GPIOn_EN0</i> register:	set to 1.

Table 6-14: GPIO Port n Configuration Enable Atomic Clear Bit O Register

GPIO Port n Configuration Enable Atomic Clear Bit 0			t 0	GPIOn_EN0_CLR	[0x0008]	
Bits	Field	Access	Reset	Description		
31:0	clr	R/W1	0	GPIO Configuration Enable Atomic Clear Bit 0 Writing 1 to one or more bits clears the corresponding bits in the GPIOn_ENO register.		
				0: No effect. 1: Corresponding bits in <i>GPIOn_ENO</i> register cleared to 0.		

Analog Devices, Inc. Page 114 of 420



Table 6-15: GPIO Port n Output Enable Register

GPIO Port n Output Enable				GPIOn_OUTEN	[0x000C]		
Bits	Field	Access	Reset	et Description			
31:0	en	R/W	0	GPIO Output Enable			
				Set bit to 1 to enable the output driver for the enabled directly by writing to this register or in or <i>GPIOn_OUTEN_CLR</i> .			
				0: Pin is set to input mode; output driver disa 1: Pin is set to output mode.	bled.		

Table 6-16: GPIO Port n Output Enable Atomic Set Register

GPIO Port n Output Enable Atomic Set				GPIOn_OUTEN_SET	[0x0010]	
Bits	Field	Access	Reset	Description		
31:0	set	R/W1	0	GPIO Output Enable Atomic Set		
				Writing 1 to one or more bits sets the corresponding register.	ending bits in the GPIOn_OUTEN	
				0: No effect. 1: Corresponding bits in <i>GPIOn OUTEN</i> set to 1.		

Table 6-17: GPIO Port n Output Enable Atomic Clear Register

GPIO Port n Output Enable Atomic Clear				GPIOn_OUTEN_CLR	[0x0014]	
Bits	Field	Access	Reset	Description		
31:0	clr	R/W1	0	GPIO Output Enable Atomic Clear		
				Writing 1 to one or more bits sets the correspo register.	nding bits in the GPIOn_OUTEN	
				0: No effect.		
				1: Corresponding bits in GPIOn_OUTEN cleared	ed to 0.	

Table 6-18: GPIO Port n Output Register

GPIO Port n Output				GPIOn_OUT	[0x0018]	
Bits	Field	Access	Reset	t Description		
31:0	level	R/W	0	GPIO Output		
				Set the corresponding output pin high or low.		
				0: Drive the corresponding output pin low (logic 0). 1: Drive the corresponding output pin high (logic 1).		

Table 6-19: GPIO Port n Output Atomic Set Register

GPIO Port n Output Atomic Set				GPIOn_OUT_SET	[0x001C]	
Bits	Field	Access	Reset	Description		
31:0	set	R/W1	0	GPIO Output Atomic Set		
				Writing 1 to one or more bits sets the corresponding bits in the <i>GPIOn_OUT</i> register.		
				0: No effect.		
				1: Corresponding bits in GPIOn_OUTEN set to	1.	

Analog Devices, Inc. Page 115 of 420



Table 6-20: GPIO Port n Output Atomic Clear Register

GPIO Port n Output Atomic Clear				GPIOn_OUT_CLR	[0x0020]		
Bits Field Access Reset			Reset	Description			
31:0	clr	wo	0	GPIO Output Atomic Clear			
				Writing 1 to one or more bits clears the corresponding bits in the <i>GPIOn_OUT</i> register.			
				0: No effect. 1: Corresponding bits in <i>GPIOn OUTEN</i> cleared to 0.			

Table 6-21: GPIO Port n Input Register

GPIO Port n Input			GPIOn_IN		[0x0024]	
Bits	Field	Access	Reset Description			
31:0	level	RO	-	GPIO Input		
				Returns the state of the input pin only if the c register is set. The state is not affected by the alternate function.		
				0: Input pin low		
				1: Input pin high.		

Table 6-22: GPIO Port n Interrupt Mode Register

GPIO Port n Interrupt Mode				GPIOn_INTMODE	[0x0028]		
Bits	Field	Access	Reset	Description			
31:0	mode	R/W	0	GPIO Interrupt Mode			
				Selects interrupt mode for the corresponding G	PIO pin.		
				C: Level triggered interrupt. 1: Edge triggered interrupt.			
				Note: This bit has no effect unless the correspor register is set.	nding bit in the GPIOn_INTEN		

Table 6-23: GPIO Port n Interrupt Polarity Register

GPIO Port n Interrupt Polarity				GPIOn_INTPOL	[0x002C]
Bits	Field	Access	Reset	Description	
31:0	pol	R/W	0	GPIO Interrupt Polarity Interrupt polarity selection bit for the corresponding GPIO pin. Level triggered mode (GPIOn_INTMODE.mode[pin] = 0): 0: Input low (logic 0) triggers interrupt. 1: Input high (logic 1) triggers interrupt.	
				Edge triggered mode (GPIOn_INTMC) 0: Falling edge triggers interrupt 1: Rising edge triggers interrupt. Note: This bit has no effect unless the register is set.	ODE.mode[pin]= 1): e corresponding bit in the GPIOn_INTEN

Analog Devices, Inc. Page 116 of 420



Table 6-24: GPIO Port n Input Enable Register

GPIO Port n Input Enable				GPIOn_INEN	[0x0030]		
Bits	Field	Access	Reset	Description			
31:0	en	R/W	1	GPIO Input Enable This field connects the corresponding input pareading the pin state using the GPIOn_IN regist 0: Input not connected. 1: Input pin connected to the pad for reading	er.		

Table 6-25: GPIO Port n Interrupt Enable Register

GPIO Port n Interrupt Enable				GPIOn_INTEN	[0x0034]		
Bits	Field	Access	Reset	t Description			
31:0	en	R/W	0	GPIO Interrupt Enable			
				0: Disabled.	Enable or disable the interrupt for the corresponding GPIO pin.		
				1: Enabled.			
				Note: Disabling a GPIO interrupt does not clear pin. Use the GPIOn_INTFL_CLR register to clear			

Table 6-26: GPIO Port n Interrupt Enable Atomic Set Register

GPIO Port Interrupt Enable Atomic Set				GPIOn_INTEN_SET	[0x0038]	
Bits	Field	Access	Reset	Description		
31:0	set	R/W1	0	GPIO Interrupt Enable Atomic Set		
				Writing 1 to one or more bits sets the correspond register.	ing bits in the GPIOn_INTEN	
				O: No effect. 1: Corresponding bits in GPIOn_INTEN register set to 1.		

Table 6-27: GPIO Port n Interrupt Enable Atomic Clear Register

GPIO Port Interrupt Enable Atomic Clear				GPIOn_INTEN_CLR	[0x003C]	
Bits	Field	Access	Rese	Description		
31:0	clr	R/W1	0	GPIO Interrupt Enable Atomic Clear		
				Writing 1 to one or more bits clears the correspon register.	ding bits in the GPIOn_INTEN	
				0: No effect.		
				1: Corresponding bits in GPIOn_INTEN register c	leared to 0.	

Table 6-28: GPIO Port n Interrupt Status Register

GPIO Port Interrupt Status				GPIOn_INTFL	[0x0040]		
Bits	Field	Access	Reset	Description			
31:0	if	RO	0	GPIO Interrupt Status			
				An interrupt is pending for the associated GPIO pin when this bit reads 1.			
				0: No GPIO interrupt is pending for the associated GPIO pin. 1: A GPIO interrupt is pending for the associated GPIO pin.			
				1: A GPIO interrupt is pending for the associated GPIO pin. Note: Write a 1 to the corresponding bit in the GPIOn_INTFL_CLR register to clear the interrupt pending status flag.			

Analog Devices, Inc. Page 117 of 420



Table 6-29: GPIO Port n Interrupt Clear Register

GPIO Port Interrupt Clear				GPIOn_INTFL_CLR	[0x0048]	
Bits	Field	Access	Reset	t Description		
31:0	clr	R/W1C	0	GPIO Interrupt Clear		
				Write 1 to clear the associated interrupt status (GPIOn_INTFL).		
				0: No effect on the associated GPIOn_INTFL flag.		
				1: Clear the associated interrupt pending flag	g in the GPIOn_INTFL register.	

Table 6-30: GPIO Port n Wakeup Enable Register

GPIO Port n Wakeup Enable				GPIOn_WKEN	[0x004C]	
Bits	Field	Access	Reset	Description		
31:0	we	R/W	0	GPIO Wakeup Enable Enable the I/O as a wake-up source from SLEEP, DEEPSLEEP, and BACKUP.		
				0: The GPIO pin is not enabled as a wake-up source from low-power modes. 1: The GPIO pin is enabled as a wake-up source from low-power modes.		

Table 6-31: GPIO Port n Wakeup Enable Atomic Set Register

GPIO Port Wakeup Enable Atomic Set				GPIOn_WKEN_SET	[0x0050]	
Bits	Field	Access	Reset	Description		
31:0	set	R/W1		GPIO Wakeup Enable Atomic Set Writing 1 to one or more bits set register.	t s the corresponding bits in the GPIOn_WKENr	
				0: No effect. 1: Corresponding bits in <i>GPIOn</i>	_WKEN register set to 1.	

Table 6-32: GPIO Port n Wakeup Enable Atomic Clear Register

GPIO Port Wakeup Enable Atomic Clear				GPIOn_WKEN_CLR	[0x0054]	
Bits	Field	Access	Reset	Description		
31:0	clr	R/W1		GPIO Wakeup Enable Atomic Clea Writing 1 to one or more bits clear register.	or rs the corresponding bits in the GPIOn_WKENr	
				O: No effect. 1: Corresponding bits in GPIOn_WKEN register cleared to 0.		

Table 6-33: GPIO Port n Interrupt Dual Edge Mode Register

GPIO Port n Interrupt Dual Edge Mode				GPIOn_DUALEDGE	[0x005C]
Bits	Field	Access	Reset	Description	
31:0	de_en	R/W	0	GPIO Interrupt Dual-Edge Mode Select	
				corresponding GPIO if the assoc triggered. The associated polarit bit is set.	ts on both the rising and falling edges of the liated GPIOn_INTMODE bit is set to edgety (GPIOn_INTPOL) setting has no effect when this
				0: Disable 1: Enable	

Analog Devices, Inc. Page 118 of 420



Table 6-34: GPIO Port n Pad Configuration 1 Register

GPIO Port n Pad Configuration 1				GPIOn_PADCTRL0	[0x0060]	
Bits	Field	Access	Reset	Description		
31:0	config	R/W	0		e associated GPIO pin. Input mode selection and g pullup or weak or strong pulldown resistor are	

Table 6-35: GPIO Port n Pad Configuration 2 Register

GPIO Po	GPIO Port n Pad Configuration 2			GPIOn_PADCTRL1	[0x0064]	
Bits	Field	Access	Reset	Description		
31:0	config	R/W	0	,	e associated GPIO pin. Input mode selection and g pullup or weak or strong pulldown resistor are	

Table 6-36: GPIO Port n Configuration Enable Bit 1 Register

GPIO Port n Configuration Enable Bit 1				GPIOn_EN1 [0x0068]		
Bits	Field	Access	Reset	Description		
31:0	config	R/W	0	GPIO Configuration Enable Bit 1 In conjunction with the bits in <i>Table 6-2</i> , this field configures the corresponding device pin for digital I/O or an alternate function mode. This field can be modified directly by writing to this register or indirectly through the <i>GPIOn_EN1_SET</i> or <i>GPIOn_EN1_CLR</i> registers.		
				Table 6-5 depicts a detailed example of how each of these bits applies to each of the GPIO device pins		
				Note: Some GPIO are not implemented unimplemented GPIO should not be ch	d in all devices. The bits associated with anged from their default value.	
				Note: This register setting does not aff associated pin.	ect input and interrupt functionality of the	

Table 6-37: GPIO Port n Configuration Enable Atomic Set Bit 1 Register

GPIO Port n Configuration Enable Atomic Set Bit 1			Bit 1	GPIOn_EN1_SET	[0x006C]	
Bits	Field	Access	Reset	Description		
31:0	set	R/W1	0	GPIO Configuration Enable Atomic Set Bit 1		
				Writing 1 to one or more bits sets the coregister.	orresponding bits in the GPIOn_EN1	
				0: No effect.1: Corresponding bits in <i>GPIOn_EN1</i> register set to 1.		

Table 6-38: GPIO Port n Configuration Enable Atomic Clear Bit 1 Register

GPIO Port n Configuration Enable Atomic Clear Bit 1			ear Bit 1	GPIOn_EN1_CLR	[0x0070]
Bits	Field	Access	Reset	Description	
31:0	clr	R/W1	0	GPIO Configuration Enable Atomic Clear Writing 1 to one or more bits clears the GPIOn_EN1 register.	
				0: No effect. 1: Corresponding bits in GPIOn_EN1 register cleared to 0.	

Analog Devices, Inc. Page 119 of 420



Table 6-39: GPIO Port n Configuration Enable Bit 2 Register

GPIO Port	n Configuration Ena	ble Bit 2		GPIOn_EN2	[0x0074]	
Bits	Field	Access	Reset	Description		
31:0	config	R/W	0	device pin for digital I/O or an a	Table 6-2, this field configures the corresponding lternate function mode. This field can be modified er or indirectly through GPIOn_EN2_SET or	
				<i>Table 6-5</i> depicts a detailed exa the GPIO device pins	mple of how each of these bits applies to each of	
				,	mented in all devices. The bits associated with t be changed from their default value.	
				Note: This register setting does not affect input and interrupt fundassociated pin.		

Table 6-40: GPIO Port n Configuration Enable Atomic Set Bit 2 Register

GPIO Por	t n Configuratio	n Enable Ato	mic Set Bi	t 2 GPIOn_EN2_SET	[0x0078]					
Bits	Field	Access	Reset	Description						
31:0	set	R/W1	0	GPIO Alternate Function Select Atomic Set Bit 2 Writing 1 to one or more bits sets the correspondir	ng bits in the GPIOn_EN2 register.					
				0: No effect. 1: Corresponding bits in GPIOn_EN2 register set t	0: No effect. 1: Corresponding bits in <i>GPIOn EN2</i> register set to 1.					

Table 6-41: GPIO Port n Configuration Enable Atomic Clear Bit 2 Register

GPIO Port	t n Configuratio	n Enable Ato	mic Clear	Bit 2	GPIOn_EN2_CLR	[0x007C]						
Bits	Field	Access	Reset	Descrip	Description							
31:0	clr	R/W1	0		GPIO Alternate Function Select Atomic Clear Bit 2							
				Writing	1 to one or more bits clears the correspond	ing bits in the GPIOn_EN2 register.						
					0: No effect.							
				1: Corresponding bits in GPIOn_EN2 register cleared to 0.								

Table 6-42: GPIO Port n Hysteresis Enable Register

GPIO Po	rt n Hysteresis E	nable		GPIOn_HYSEN [0x00A8]					
Bits	Field	Access	Reset	Description					
31:0	en	RO	0	Reserved					

Table 6-43: GPIO Port n Output Drive Strength Bit 0 Register

GPIO Poi	rt n Output Drive S	trength Bit	0	GPIOn_SRSEL [0x00AC]						
Bits	Field	Access	Reset	Description						
31:0	sr_sel	RO	0	Reserved						

Table 6-44: GPIO Port n Output Drive Strength Bit O Register

GPIO Po	rt n Output Drive S	trength Bit	0	GPIOn_DS0 [0x0							
Bits	Field	Access	Reset	Description							
31:0	config	R/W	0	GPIO Output Drive Strength Selection 0 See <i>Table 6-4</i> for details on setting the GPIO ou electrical characteristics.	tput drive strength and other						

Analog Devices, Inc. Page 120 of 420



Table 6-45: GPIO Port n Output Drive Strength Bit 1 Register

GPIO Po	rt n Output Drive S	trength Bit	1		GPIOn_DS1	[0x00B4]
Bits	Field	Access	Re	set	Description	
31:0	config	R/W	()	GPIO Output Drive Strength Selection 1	
					See <i>Table 6-4</i> for details on setting the GPIG electrical characteristics.	O output drive strength and other

Table 6-46: GPIO Port n Pulldown/Pullup Strength Select Register

GPIO Po	rt n Pulldown/Pullup St	rength Sel	ect	GPIOn_PS	[0x00B8]					
Bits	Field	Access	Reset	Description						
31:0	pull_sel	R/W	0	GPIO Pulldown/Pullup Strength Select						
				This field selects the strength of the pullup configured for input mode.	or pulldown resistor for a pin					
				0: Weak pulldown/pullup resistor for input pin. 1: Strong pulldown/pullup resistor for input pin.						
				Note: Refer to the data sheet for specific ele pulldown/pullup resistances.	ectrical characteristics of the					

Table 6-47: GPIO Port n Voltage Select Register

GPIO Po	ort n Voltage Select			GPIOn_VSSEL	[0x00C0]
Bits	Field	Access	Reset	Description	
31:0	v_sel	R/W	0	GPIO Supply Voltage Select This field selects the voltage rail used for th	e GPIO nin
				0: V _{DDIO} 1: V _{DDIOH}	e di lo pili.

Analog Devices, Inc. Page 121 of 420



7. Flash Controller (FLC)

The MAX78000 flash controller manages read, write, and erase accesses to the internal flash and provides the following features:

- Up to 512KB total internal flash memory
- 64 pages
- 8,192 bytes per page
- 2,048 words by 128 bits per page
- 128-bit data reads and writes
- Page erase and mass erase support
- Write protection

7.1 Instances

The device includes one instance of the FLC. The 512KB of internal flash memory is programmable through the serial wire debug interface (in-system) or directly with software (in-application).

The flash is organized as an array of 2,048 words by 128 bits, or 8,192 bytes per page. *Table 7-1* shows the page start address and page end address of the internal flash memory.

Table 7-1: MAX78000 Internal Flash Memory Organization

Instance Number	Page Number	Size (per page)	Start Address	End Address
	1	8,192 Bytes	0x1000 0000	0x1000 1FFF
	2	8,192 Bytes	0x1000 2000	0x1000 3FFF
	3	8,192 Bytes	0x1000 4000	0x1000 5FFF
FLC0	4	8,192 Bytes	0x1000 6000	0x1000 7FFF
	63	8,192 Bytes	0x1007 C000	0x1007 DFFF
	64	8,192 Bytes	0x1007 E000	0x1007 FFFF

7.2 Usage

The flash controller manages write and erase operations for internal flash memory and provides a lock mechanism to prevent unintentional writes to the internal flash. In-application and in-system programming, page erase, and mass erase operations are supported.

7.2.1 Clock Configuration

The FLC requires a 1MHz internal clock. See *Oscillator Sources* for details. Use the FLC clock divisor to generate $f_{FLCn_CLK} = 1$ MHz, as shown in *Equation 7-1*. If using the IPO as the system clock, the *FLC_CLKDIV.clkdiv* should be set to 100 (0x64).

Equation 7-1: FLC Clock Frequency

$$f_{FLCn_CLK} = \frac{f_{SYS_CLK}}{FLCn_CLKDIV.\,clkdiv} = 1MHz$$

Analog Devices, Inc. Page 122 of 420



7.2.2 Lock Protection

A locking mechanism prevents accidental memory writes and erases. All write and erase operations require the *FLC_CTRL.unlock* field to be set to 2 before starting the operation. Writing any other value to the *FLC_CTRL.unlock* field results in:

- The flash instance remaining locked, or,
- 2. The flash instance is locked from the unlocked state.

Note: If a write, page erase, or mass erase operation is started, and the unlock code was not set to 2, the flash controller hardware sets the access fail flag, FLC INTR.af, to indicate an access violation occurred.

7.2.3 Flash Write Width

The FLC supports write widths of 128-bits only. The target address bits FLC_ADDR[3:0] are ignored, resulting in 128-bit address alignment.

Table 7-2: Valid Addresses Flash Writes

														F	LC_	ADI	DR[3	31:0]													
Bit Number	3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0										
128-bit Write	1	0	0	0	0	0	0	0	0	0	0	0	Х	Х	Х	х	Х	Х	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0

7.2.4 Flash Write

Writes to a flash address are only successful if the target address is already in its erased state. Perform the following steps to write to a flash memory address:

- 1. If desired, enable the flash controller interrupts by setting the FLC_INTR.afie and FLC_INTR.doneie bits.
- 2. Read the FLC_CTRL.pend bit until it returns 0.
- 3. Configure the FLC_CLKDIV.clkdiv field to achieve a 1MHz frequency based on the selected SYS_CLK frequency.
- 4. Set the FLC_ADDR register to a valid target address. See Table 7-2 for details.
- 5. Set FLC_DATA3, FLC_DATA2, FLC_DATA1, and FLC_DATA0 to the data to write.
 - a. FLC_DATA3 is the most significant word, and FLC_DATA0 is the least significant word.
 - i. Each word of the data to write follows the little-endian format where the least significant byte of the word is stored at the lowest-numbered byte, and the most significant byte is stored at the highest-numbered byte.
- 6. Set the FLC CTRL.unlock field to 2 to unlock the flash.
- 7. Set the FLC_CTRL.wr field to 1.
 - a. The hardware automatically clears this field when the write operation is complete.
- 8. The FLC INTR.done field is set to 1 by hardware when the write completes.
 - a. An interrupt is generated if the FLC INTR.doneie field is set to 1.
- 9. If an error occurred, the FLC_INTR.af field is set to 1 by hardware. An interrupt is generated if the FLC_INTR.afie field is set to 1.
- 10. Set the FLC_CTRL.unlock field to any value other than 2 to re-lock the flash.

Note: Code execution can occur within the same flash instance as targeted programming.

7.2.5 Page Erase

CAUTION: Care must be taken not to erase the page from which the application software is currently executing.

Analog Devices, Inc. Page 123 of 420



Perform the following to erase a page of a flash memory instance:

- 1. If desired, enable flash controller interrupts by setting the FLC INTR.afie and FLC INTR.doneie bits.
- 2. Read the FLC CTRL.pend bit until it returns 0.
- 3. Configure FLC_CLKDIV.clkdiv to match the SYS_CLK frequency.
- 4. Set the FLC_ADDR register to an address within the target page to be erased. FLC_ADDR[12:0] is ignored by the FLC to ensure the address is page-aligned.
- 5. Set FLC CTRL.unlock to 2 to unlock the flash instance.
- 6. Set FLC_CTRL.erase_code to 0x55 for page erase.
- 7. Set FLC_CTRL.pge to 1 to start the page erase operation.
- 8. The FLC_CTRL.pend bit is set by the flash controller while the page erase is in progress, and the FLC_CTRL.pge and FLC_CTRL.pend are cleared by the flash controller when the page erase is complete.
- 9. *FLC_INTR.done* is set by hardware when the page erase completes, and if an error occurred, the *FLC_INTR.af* flag is set. These bits generate a flash interrupt if the interrupt enable bits are set.
- 10. Set FLC_CTRL.unlock to any value other than 2 to re-lock the flash instance.

7.2.6 Mass Erase

CAUTION: Care must be taken not to erase the flash from which application software is currently executing.

Mass erase clears the internal flash memory on an instance basis. Perform the following steps to mass erase a single flash memory instance:

- 1. Read the FLC_CTRL.pend bit until it returns 0.
- 2. Configure FLC_CLKDIV.clkdiv to match the SYS_CLK frequency.
- 3. Set FLC CTRL.unlock to 2 to unlock the internal flash.
- 4. Set FLC_CTRL.erase_code to 0xAA for mass erase.
- 5. Set *FLC_CTRL.me* to 1 to start the mass erase operation.
- 6. The FLC_CTRL.pend bit is set by the flash controller while the mass erase is in progress, and the FLC_CTRL.me and FLC_CTRL.pend are cleared by the flash controller when the mass erase is complete.
- 7. FLC_INTR.done is set by the flash controller when the mass erase completes, and if an error occurred, the FLC_INTR.af flag is set. These bits generate a flash interrupt if the interrupt enable bits are set.
- 8. Set FLC_CTRL.unlock to any value other than 2 to re-lock the flash instance.

7.3 Registers

See *Table 3-3* for the base address of this peripheral/module. See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and peripheral-specific resets.

Note: The FLC registers are reset only on a POR. System reset, soft reset, and peripheral reset do not affect the FLC register values.

Table 7-3: Flash Controller Register Summary

Offset	Register Name	Access	Description
[0x0000]	FLC_ADDR	R/W	Flash Controller Address Pointer Register
[0x0004]	FLC_CLKDIV	R/W	Flash Controller Clock Divisor Register
[8000x0]	FLC_CTRL	R/W	Flash Controller Control Register
[0x0024]	FLC_INTR	R/W	Flash Controller Interrupt Register

Analog Devices, Inc. Page 124 of 420



Offset	Register Name	Access	Description
[0x0030]	FLC_DATA0	R/W	Flash Controller Data Register 0
[0x0034]	FLC_DATA1	R/W	Flash Controller Data Register 1
[0x0038]	FLC_DATA2	R/W	Flash Controller Data Register 2
[0x003C]	FLC_DATA3	R/W	Flash Controller Data Register 3
[0x0040]	FLC_ACTRL	R/W	Flash Controller Access Control Register
[0x0080]	FLC_WELRO	R/W	Flash Write/Erase Lock 0 Register
[0x0088]	FLC_WELR1	R/W	Flash Write/Erase Lock 1 Register
[0x0090]	FLC_RLRO	R/W	Flash Read Lock O Register
[0x0098]	FLC_RLR1	R/W	Flash Read Lock 1Register

7.3.1 Register Details

Table 7-4: Flash Controller Address Pointer Register

Flash Controller Address Pointer				FLC_ADDR	[0x0000]	
Bits	Name	Access	Reset	et Description		
31:0	addr	R/W	0x1000 0000	Flash Address This field contains the target address for a write operation. A valid internal		
				flash memory address is requ	uired for all write operations.	

Table 7-5: Flash Controller Clock Divisor Register

Flash Contr	Flash Controller Clock Divisor			FLC_CLKDIV	[0x0004]	
Bits	Name	Access	Reset	Description		
31:8	-	RO	-	Reserved		
7:0	clkdiv	R/W	0x64	Flash Controller Clock Divisor		
				$f_{\text{FLC_CLK}}$. The FLC peripheral clock m and watchdog reset is 100, resulting oscillator. The FLC peripheral clock	ue in this field to generate the FLCn peripheral clock, ust equal 1MHz. The default on POR, system reset, ng in $f_{\rm FLC_CLK}$ = 1MHz when IPO is the system is only used during erase and program functions a Clock Configuration for additional details.	

Table 7-6: Flash Controller Control Register

Flash Controller Control				FLC_CTRL	[0x0008]
Bits	Name	Access	Reset	Description	
31:28	unlock	R/W	0	Flash Unlock Write the unlock code, 2, before any flash write or erase operation to unlock the flash. Writing any other value to this field locks the internal flash. 2: Flash unlock code	
27:26	-	RO	-	Reserved	
25	lve	R/W	0	Low Voltage Enable Set this field to 1 to enable low voltage operat 0: Low voltage operation disabled (Default). 1: Low voltage operation enabled.	•

Analog Devices, Inc. Page 125 of 420



Flash Cont	Flash Controller Control			FLC_CTRL [0x0008]		
Bits	Name	Access	Reset	Description		
24	pend	RO	0	Flash Busy Flag When this field is set, writes to all flash registed ignored by the flash controller. This bit is clear accessible.		
				Note: If the flash controller is busy (FLC_CTRL. operations are not allowed and result in an account of the control of the con		
23:16	-	RO	0	Reserved		
15:8	erase_code	R/W	0	Erase Code Before an erase operation, this field must be set to 0x55 for a page erase or 0xAA for mass erase. The flash must be unlocked before setting the erase code. This field is automatically cleared after the erase operation is complete.		
				0x00: Erase disabled. 0x55: Page erase code. 0xAA: Mass erase code.		
7:3	-	RO	0	Reserved		
2	pge	R/W1	0	Page Erase Write a 1 to this field to initiate a page erase at the address in FLC_ADDR.addr. The flash must be unlocked before attempting a page erase. See FLC_CTRL.unlock for details. The flash controller hardware clears this bit when a page erase operation is complete.		
				0: Normal operation1: Write a 1 to initiate a page erase. If this fi progress.	ield reads 1, a page erase operation is in	
1	me	R/W1	0	progress. Mass Erase Write a 1 to this field to initiate a mass erase of the internal flash memory. The flash must be unlocked before attempting a mass erase. See FLC_CTRL.unlock for details. The flash controller hardware clears this bit when the mass erase operation completes. 0: Normal operation		
0	wr	R/W1O	0	0: Normal operation 1: Initiate mass erase Write If this field reads 0, no write operation is pending for the flash. To initiate a write operation, set this bit to 1, and the flash controller writes to the address set in the FLC_ADDR register. 0: Normal operation 1: Write 1 to initiate a write operation. If this field reads 1, a write operation is in progress. Note: This field is protected and cannot be set to 0 by application software.		

Table 7-7: Flash Controller Interrupt Register

Flash Contr	Flash Controller Interrupt			FLC_INTR [0x0024]	
Bits	Name	Access	Reset	Description	
31:10	-	RO	0	Reserved	

Analog Devices, Inc. Page 126 of 420



Flash Contr	oller Interrup	ot		FLC_INTR	[0x0024]
Bits	Name	Access	Reset	Description	
9	afie	R/W	0	Flash Access Fail Interrupt Enable	
				Set this bit to 1 to enable interrupts on flash acces	ss failures.
				0: Disabled	
				1: Enabled	
8	doneie	R/W	0	Flash Operation Complete Interrupt Enable	
				Set this bit to 1 to enable interrupts on flash oper	ations complete.
				0: Disabled	
				1: Enabled	
7:2	-	RO	0	Reserved	
1	af	R/W0C	0	Flash Access Fail Interrupt Flag	
				This bit is set when an attempt is made to write o	
				busy or locked. Only hardware can set this bit to 1	I. Writing a 1 to this bit has no effect.
				This bit is cleared by writing a 0.	
				0: No access failure has occurred.	
				1: Access failure occurred.	
0	done	R/W0C	0	Flash Operation Complete Interrupt Flag	
				This flag is automatically set by hardware after a flash write or erase operation	
				completes.	
				0: Operation not complete or not in process.	
				1: Flash operation complete.	

Table 7-8: Flash Controller Data 0 Register

Flash Controller Data 0				FLC_DATA0 [0x0030]	
Bits	Name	Access	Reset	Description	
31:0	data	R/W	0	Flash Data 0	
				Flash data for bits 31:0.	

Table 7-9: Flash Controller Data Register 1

Flash Conti	Flash Controller Data 1			FLC_DATA1 [0x0034]		
Bits	Name	Access	Reset	Description		
31:0	data	R/W	0	Flash Data 1		
				Flash data for bits 63:32.		

Table 7-10: Flash Controller Data Register 2

Flash Controller Data 2				FLC_DATA2	[0x0038]
Bits	Name	Access	Reset	Description	
31:0	data	R/W	0	Flash Data 2 Flash data for bits 95:64.	

Table 7-11: Flash Controller Data Register 3

Flash Controller Data 3				FLC_DATA3	[0x003C]
Bits	Name	Access	Reset	Description	
31:0	data	R/W	0	Flash Data 3	
				Flash data for bits 127:96.	

Analog Devices, Inc. Page 127 of 420



Table 7-12: Flash Controller Access Control Register

Flash Cont	Flash Controller Access Control			FLC_ACTRL [0x0040]		
Bits	Name	Access	Reset	Set Description		
31:0	actrl	R/W	0	Access Control When this register is written with the access cont can be accessed. See <i>Information Block Flash Mer</i>	•	

Table 7-13: Flash Write/Lock 0 Register

Flash Write/Lock 0				FLC_WELR0	[0x0080]	
Bits	Name	Access	Reset	eset Description		
31:0	welr0	R/W1C	0xFFFF FFF	F Flash Write/Lock Bit		
				Each bit in this register maps to a page of the ir page 0 of the flash, and <i>FLC_WELRO</i> [31] maps to bytes. Write a 1 to a bit position in this register is immediately locked. The page protection can reset or a POR.	o page 31. Each flash page is 8,192, and the corresponding page of flash only be unlocked by an external	
				0: The corresponding page of flash is write pr 1: The corresponding page of flash is <i>not</i> writ		

Table 7-14: Flash Write/Lock 1 Register

Flash Write	e/Lock 1			FLC_WELR1	[0x0088]
Bits	Name	Access	Reset	Description	
31:0	welr1	R/W1C	OxFFFF FFFF	Flash Write/Lock Bit	
				Each bit in this register maps to a page of the page 32 of the flash, and <i>FLC_WELR1</i> [31] map is 8,192 bytes. Write a 1 to a bit position in thi page of flash is immediately locked. The page an external reset or a POR.	s to page 63 of flash. Each flash page is register, and the corresponding
				0: The corresponding flash page is write pro 1: The corresponding flash page is <i>not</i> write	

Table 7-15: Flash Read Lock 0 Register

Flash Read	Lock 0			FLC_RLR0	[0x0090]	
Bits	Name	Access	Reset	Description		
31:0	rlr0	R/W1C	OxFFFF FFFF	FFF FFFF Read Lock Bit		
				Each bit in this register maps to a page of the internal flash. <i>FLC_RLR0</i> [0] page 0 of the flash, and <i>FLC_RLR0</i> [31] maps to page 31 of flash. Each flas 8,192 bytes. Write a 1 to a bit position in this register, and the correspon of flash is immediately read protected. The page's read protection can o unlocked by an external reset or a POR.		
				0: The corresponding flash page is read prot	ected.	
				1: The corresponding flash page is <i>not</i> read	protected.	

Analog Devices, Inc. Page 128 of 420



Table 7-16: Flash Read Lock 1 Register

Flash Read	Lock 1			FLC_RLR1 [0x0098]	
Bits	Name	Access	Reset	Description	
31:0	rlr1	R/W1C	0xFFFF FFFF	Read Lock Bit	
				Each bit in this register maps to a page of the page 32 of the flash, and <i>FLC_RLR1</i> [31] maps 8,192 bytes. Write a 1 to a bit position in this of flash is immediately read protected. The paunlocked by an external reset or a POR.	to page 63 of flash. Each flash page is register, and the corresponding page
				0: The corresponding flash page is read prot 1: The corresponding flash page is <i>not</i> read	

Analog Devices, Inc. Page 129 of 420



8. Debug Access Port (DAP)

The device provides an Arm DAP that supports debugging during application development. The DAP enables an external debugger to access the device. The DAP is a standard Arm CoreSight™ serial wire debug port and uses a two-pin serial interface (SWDCLK and SWDIO) to communicate.

8.1 Instances

The DAP interface communicates through the serial wire debug (SWD), shown in Table 8-1.

Table 8-1: MAX78000 DAP Instances

Instance	Pin	Pin Alternate Function	
DAD	P0.28	AF1	SWDIO
DAP	P0.29	AF1	SWDCLK

8.2 Access Control

8.2.1 Factory Disabled DAP

Device versions that do not provide a DAP interface have *GCR_SYSST.icelock* = 1 set at the factory, permanently disabling the DAP interface. No software action is needed to disable the DAP on these devices.

8.2.2 Software Accessible DAP

Device versions that provide a DAP (*GCR_SYSST.icelock* = 0) always have their interface(s) enabled and running unless the software explicitly sets the *GCR_SYSCTRL.swd_dis* field to 1. The read-only field *GCR_SYSST.icelock* is cleared to 0, and the software has read and write access to the *GCR_SYSCTRL.swd_dis* field. The *GCR_SYSCTRL.swd_dis* field resets to 0 after every POR to allow access to the DAP during development.

The software can disable the DAP by setting the *GCR_SYSCTRL.swd_dis* field to 1. The only practical application for disabling the DAP is to release the interface pins to operate as standard GPIO or in one of the supported alternate function modes in a development environment. Customers can use device versions with the DAP enabled for development but should only use device versions with the factory disabled DAP in a final product.

8.3 Pin Configuration

SWD signals in GPIO and alternate function matrices determine which GPIO pins are associated with a signal. It is unnecessary to configure a pin for an alternate function to use the DAP following a POR.

By default, the pin associated with the bidirectional SWDIO signal is configured as a GPIO high-impedance input after any POR. While the DAP is in use, a pullup resistor should be connected to the SWDIO pin, as shown in *Table 8-1*. The pullup ensures the signal is in a known state when control of the SWDIO pin is transferred between the host and target. The pullup resistor should be removed if the associated pin is used as a GPIO to avoid unnecessary current consumption.

Analog Devices, Inc. Page 130 of 420



9. Semaphores

The semaphore peripheral allows multiple cores in a system to cooperate when accessing shared resources. The peripheral contains eight semaphore registers that can be atomically set and cleared. Reading the status field of a semaphore register returns the current state of the status field, and if the field is 0 automatically sets the status to 1. The semaphore status register reflects the state of each of the semaphore's statuses. The status register enables checking each of the semaphore's states, but it is not guaranteed that the semaphore status fields cannot change after checking the status register's value.

It is left to the discretion of the software architect to decide how and when the semaphores are used and how they are allocated. Existing hardware does not have to be modified for this type of cooperative sharing, and the use of semaphores is exclusively within the software domain.

The semaphore peripheral includes two general-purpose mailbox registers which enable communication between the RV32 and CM4 cores. Additionally, either core can generate a semaphore interrupt for either the CM4 or the RV32 providing immediate communication notification through the mailbox registers.

9.1 Instances

There is one instance of the semaphore peripheral, as shown in *Table 9-1*.

Table 9-1: MAX78000 Semaphore Instances

Instance	Number of Semaphores	
SEMA	8	

9.2 Multiprocessor Communications

The semaphore includes support for multicore communications through two mailbox registers and provides the ability to generate an RV32 semaphore interrupt and a CM4 semaphore interrupt.

The mailbox registers, *SEMA_MAILO* and *SEMA_MAIL1*, are general-purpose 32-bit registers. The CM4 and RV32 have read and write access to both registers. The application software should manage how these registers are used to prevent collisions from occurring if both cores attempt to modify the registers simultaneously.

9.2.1 Reset

Globally reset the semaphore peripheral by setting GCR_RST1.smphr to 1.

9.2.2 CM4 Semaphore Interrupt Generation

The SEMA_IRQO register provides the ability to generate a CM4 semaphore interrupt. Setting the SEMA_IRQO.cm4_irq bit to 1 and then setting the SEMA_IRQO.en bit to 1 generates a CM4 semaphore interrupt. The CM4 interrupt handler should write the SEMA_IRQO.en or the SEMA_IRQO.cm4_irq field to 0 to clear the interrupt condition.

9.2.3 RV32 Semaphore Interrupt Generation

The SEMA_IRQ1 register provides the ability to generate an RV32 semaphore interrupt. Setting the SEMA_IRQ1.rv32_irq bit to 1 and then setting the SEMA_IRQ1.en bit to 1 generates an RV32 semaphore interrupt. The RV32 interrupt handler should write the SEMA_IRQ1.en or the SEMA_IRQ1.rv32_irq field to 0 to clear the interrupt condition.

Analog Devices, Inc. Page 131 of 420



9.3 Registers

See *Table 3-3* for the base address of this peripheral/module. See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Table 9-2: Semaphore Register Summary

Offset	Register	Name
[0x0000]	SEMA_SEMAPHORESO	Semaphore 0 Register
[0x0004]	SEMA_SEMAPHORES1	Semaphore 1 Register
[8000x0]	SEMA_SEMAPHORES2	Semaphore 2 Register
[0x000C]	SEMA_SEMAPHORES3	Semaphore 3 Register
[0x0010]	SEMA_SEMAPHORES4	Semaphore 4 Register
[0x0014]	SEMA_SEMAPHORES5	Semaphore 5 Register
[0x0018]	SEMA_SEMAPHORES6	Semaphore 6 Register
[0x0020]	SEMA_SEMAPHORES7	Semaphore 7 Register
[0x0040]	SEMA_IRQ0	Semaphore Interrupt 0 Register
[0x0044]	SEMA_MAILO	Semaphore Mailbox 0 Register
[0x0048]	SEMA_IRQ1	Semaphore Interrupt 1 Register
[0x004C]	SEMA_MAIL1	Semaphore Mailbox 1 Register
[0x0100]	SEMA_STATUS	Semaphore Status Register

9.3.1 Register Details

Table 9-3: Semaphore O Register

Semaphore 0				SEMA_SEMAPHORES0	[0x0000]
Bits	Field	Access	Reset	Description	
31:1	-	RO	0	Reserved	
0	status	*	0	Semaphore Status Reading this field returns its current value, a Write 0 to clear this field. Modifications to the SEMA_STATUS.statusO field. 0: Semaphore is available 1: Semaphore is taken	

Table 9-4: Semaphore 1 Register

Semaphore 1				SEMA_SEMAPHORES1	[0x0004]	
Bits	Field	Access	Reset	t Description		
31:1	-	RO	0	Reserved		
0	status	*	0	Semaphore Status Reading this field returns its current value, a Write 0 to clear this field. Modifications to t SEMA_STATUS.status1 field. 0: Semaphore is available 1: Semaphore is taken	•	

Analog Devices, Inc. Page 132 of 420



Table 9-5: Semaphore 2 Register

Semaphore 2				SEMA_SEMAPHORES2	[0x0008]	
Bits	Field	Access	Reset	Description		
31:1	-	RO	0	Reserved		
0	status	*	0	Semaphore Status Reading this field returns its current value, a Write 0 to clear this field. Modifications to t SEMA_STATUS.status2 field. 0: Semaphore is available 1: Semaphore is taken	•	

Table 9-6: Semaphore 3 Register

Semaphore 3				SEMA_SEMAPHORES3	[0x000C]	
Bits	Field	Access	Reset	set Description		
31:1	-	RO	0	Reserved		
0	status	*	0	Semaphore Status Reading this field returns its current value, a Write 0 to clear this field. Modifications to the SEMA_STATUS.status3 field. 0: Semaphore is available 1: Semaphore is taken	· · · · · · · · · · · · · · · · · · ·	

Table 9-7: Semaphore 4 Register

Semaphore 4				SEMA_SEMAPHORES4	[0x0010]	
Bits	Field	Access	Reset	Description		
31:1	-	RO	0	Reserved		
0	status	*	0	Semaphore Status		
				Reading this field returns its current value, and if 0, it automatically sets the field to 1. Write 0 to clear this field. Modifications to this field are mirrored in the SEMA_STATUS.status4 field.		
				0: Semaphore is available 1: Semaphore is taken		

Table 9-8: Semaphore 5 Register

Semaphore 5				SEMA_SEMAPHORES5	[0x0014]
Bits	Field	Access	Reset	Description	
31:1	-	RO	0	0 Reserved	
0	status	*	0	Semaphore Status Reading this field returns its current value, a Write 0 to clear this field. Modifications to t SEMA_STATUS.status5 field. 0: Semaphore is available 1: Semaphore is taken	

Analog Devices, Inc. Page 133 of 420



Table 9-9: Semaphore 6 Register

Semaphore 6				SEMA_SEMAPHORES6 [0x0018]	
Bits	Field	Access	Reset	Description	
31:1	-	RO	0	Reserved	
0	status	*	0	Semaphore Status Reading this field returns its current value, a Write 0 to clear this field. Modifications to the SEMA_STATUS.status6 field. 0: Semaphore is available 1: Semaphore is taken	•

Table 9-10: Semaphore 7 Register

Semaphore 7				SEMA_SEMAPHORES7 [0x001C]	
Bits	Field	Access	Reset	Description	
31:1	-	RO	0	0 Reserved	
0	status	*	0	Semaphore Status Reading this field returns its current value, a Write 0 to clear this field. Modifications to ti SEMA_STATUS.status7 field. 0: Semaphore is available 1: Semaphore is taken	

Table 9-11: Semaphore Interrupt 0 Register

Semaphore Interrupt 0 SEMA_IRQ0 [0x0040]			[0x0040]			
Bits	Field	Access	Reset	Description		
31:17	-	RO	0	Reserved		
16	cm4_irq	R/W	0	interrupt. The RV32 generates a semaphore	CM4 Interrupt The RV32 can use this bit to communicate with the CM4 through the semaphore interrupt. The RV32 generates a semaphore interrupt for the CM4 by setting this field to 1 and also setting the SEMA_IRQO.en bit to 1.	
15:1	-	RO	0	Reserved		
0	en	R/W	0	Interrupt Enable Set this field to enable interrupt generation on semaphore events. 0: Interrupt disabled 1: Interrupt enabled		

Analog Devices, Inc. Page 134 of 420



Table 9-12: Semaphore Mailbox 0 Register

Semapho	Semaphore Mailbox 0			SEMA_MAIL0 [0x0044]		
Bits	Field	Access	Reset	Description	Description	
31:0	data	R/W	0	Data This register is readable and writable by bot communication between the two cores. In or the RV32 can write data to this register and semaphore interrupt. Alternately, the CM4 of the RV32 using the SEMA_IRQ1 register to givent. Note: The management of the SEMA_MAILO application software. It is recommended that from the CM4 to the RV32, and the other more from the RV32 to the CM4. However, there of the mailbox registers.	onjunction with the SEMA_IRQO register, then notify the CM4 by generating a can write to this register and then notify enerate an RV32 semaphore interrupt and SEMA_MAIL1 registers is left to tone mailbox is used for communication willow register is used for communication	

Table 9-13: Semaphore Interrupt 1 Register

Semapho	Semaphore Interrupt 1			SEMA_IRQ1	[0x0048]
Bits	Field	Access	Reset	set Description	
31:17	-	RO	0	Reserved	
16	rv32_irq	R/W	0	RV32 Interrupt The CM4 can use this bit to communicate with the RV32 through the semaphore interrupt. The CM4 generates a semaphore interrupt for the RV32 by setting this field to 1 and also setting the SEMA_IRQ1.en bit to 1. O: RV32 interrupt event not active or received by RV32. 1: RV32 interrupt event is generated when the SEMA_IRQ1.en bit is also set to 1.	
15:1	-	RO	0	Reserved	
0	en	R/W	0	Interrupt Enable Set this field to generate an RV32 semaphor is also set to 1. The RV32 should write this b generated to prevent repeat interrupt generated to interrupt disabled 1: Interrupt enabled	it to 0 when a semaphore interrupt is

Table 9-14: Semaphore Mailbox 1 Register

	rable 5 14. Semaphore Manbox 1 Register						
Semaphore Mailbox 1				SEMA_MAIL1	[0x004C]		
Bits	Field	Access	Rese	t Description			
31:0	data	R/W	0	This register is readable and writable by boti communication between the two cores. In cithe RV32 can write data to this register and semaphore interrupt. Alternately, the CM4 cithe RV32 using the SEMA_IRQ1 register to givent. Note: The management of the SEMA_MAILO application software. It is recommended that from the CM4 to the RV32, and the other most from the RV32 to the CM4. However, there cithe mailbox registers.	onjunction with the SEMA_IRQO register, then notify the CM4 by generating a can write to this register and then notify enerate an RV32 semaphore interrupt and SEMA_MAIL1 registers is left to tone mailbox is used for communication allbox register is used for communication		

Analog Devices, Inc. Page 135 of 420



Table 9-15: Semaphore Status Register

Semapho	ore Status			SEMA_STATUS [0x0100]		
Bits	Field	Access	Reset	Description		
31:8	-	RO	0	Reserved		
7	status7	R	0	Semaphore 7 Status This field mirrors the semaphore 7 status field. Reads from this field do not affect the corresponding semaphore's status field. 0: SEMA_SEMAPHORES7.status is 0		
				1: SEMA_SEMAPHORES7.status is 1		
6	status6	R	0	Semaphore 6 Status This field mirrors the semaphore 6 status fie corresponding semaphore's status field.	ld. Reads from this field do not affect the	
				0: SEMA_SEMAPHORES6.status is 0 1: SEMA_SEMAPHORES6.status is 1		
5	status5	R	0	Semaphore 5 Status		
				This field mirrors the semaphore 5 status field. Reads from this field do not affect the corresponding semaphore's status field.		
				0: SEMA_SEMAPHORES5.status is 0 1: SEMA_SEMAPHORES5.status is 1		
4	status4	R	0	Semaphore 4 Status		
				This field mirrors the semaphore 4 status fie corresponding semaphore's status field.	ld. Reads from this field do not affect the	
				0: SEMA_SEMAPHORES4.status is 0 1: SEMA_SEMAPHORES4.status is 1		
3	status3	R	0	Semaphore 3 Status		
				This field mirrors the semaphore 3 status field. Reads from this field do not affective corresponding semaphore's status field.		
				0: SEMA_SEMAPHORES3.status is 0 1: SEMA_SEMAPHORES3.status is 1		
2	status2	R	0	Semaphore 2 Status		
				This field mirrors the semaphore 2 status fie corresponding semaphore's status field.	ld. Reads from this field do not affect the	
				0: SEMA_SEMAPHORES2.status is 0 1: SEMA_SEMAPHORES2.status is 1		
1	status1	R	0	Semaphore 1 Status		
				This field mirrors the semaphore 1 status fie corresponding semaphore's status field.	ld. Reads from this field do not affect the	
				0: SEMA_SEMAPHORES1.status is 0 1: SEMA_SEMAPHORES1.status is 1		
0	status0	R	0	Semaphore 0 Status		
				This field mirrors the semaphore 0 status fie corresponding semaphore's status field.	ld. Reads from this field do not affect the	
				0: SEMA_SEMAPHORESO.status is 0 1: SEMA_SEMAPHORESO.status is 1		

Analog Devices, Inc. Page 136 of 420



10. Standard DMA (DMA)

The DMA controller is a hardware feature that provides the ability to perform high-speed, block memory transfers of data independent of the device CPU. All DMA transactions consist of a burst read from the source into the internal DMA FIFO followed by a burst write from the internal DMA FIFO to the destination.

DMA transfers are one of three types:

- From a receive FIFO to a memory address,
- to a transmit FIFO from a memory address, or
- from a source memory address to a destination memory address.

The DMA supports multiple channels. Each channel provides the following features:

- Full 32-bit source and destination addresses with 24-bit (16 Mbytes) address increment capability
- The ability to chain DMA buffers when a count-to-zero (CTZ) condition occurs
- Interrupt upon CTZ
- Up to 16 Mbytes for each DMA transfer
- 8 × 32-byte transmit and receive FIFO
 - Programmable source and destination width with support for byte, half-word, and word
- Programmable channel timeout period
- Programmable burst size
- · Programmable priority
- Abort on error

10.1 Instances

There is one instance of the DMA, generically referred to as DMA. Each instance provides four channels, generically referred to as DMA_CHn. Each instance of the DMA has a set of interrupt registers common to all its channels and a set of registers unique to each channel instance.

Table 10-1: MAX78000 DMA and Channel Instances

DMA Instance	DMA_CHn Channel Instance
	DMA_CH0
DMA	DMA_CH1
DIVIA	DMA_CH2
	DMA_CH3

10.2 DMA Channel Operation (DMA_CH)

10.2.1 Channel Arbitration and DMA Bursts

The DMA peripheral contains an internal arbiter that allows enabled channels to access the AHB and move data. Once a channel is programmed and enabled, it generates a request to the arbiter immediately (for memory-to-memory DMA) or whenever its associated peripheral requests DMA (for memory-to-peripheral or peripheral-to-memory DMA).

Granting is done based on priority; a higher priority request is always granted. Within a given priority level, requests are granted on a round-robin basis. The *DMA CHn CTRL.pri* field determines the DMA channel priority.

When a channel's request is granted, the channel runs a DMA transfer. The arbiter grants requests to a single channel at a time. Once the DMA transfer completes, the channel relinquishes its grant.

Analog Devices, Inc. Page 137 of 420



A DMA channel is enabled using the DMA CHn CTRL.en bit.

When disabling a channel, poll the *DMA_CHn_STATUS*.status bit to determine if the channel is disabled. In general, *DMA_CHn_STATUS*.status follows the setting of the *DMA_CHn_CTRL*.en bit. However, the *DMA_CHn_STATUS*.status bit is automatically cleared under the following conditions:

- Bus error (cleared immediately)
- CTZ when the DMA_CHn_CTRL.rlden = 0 (cleared at the end of the AHB R/W burst)
- DMA_CHn_CTRL.en bit transitions to 0 (cleared at the end of the AHB R/W burst)

Whenever *DMA_CHn_STATUS.status* transitions from 1 to 0, the corresponding *DMA_CHn_CTRL.en* bit is also cleared. If an active channel is disabled during an AHB read/write burst, the current burst continues until completed.

Only an error condition can interrupt an ongoing data transfer.

10.2.2 Source and Destination Addressing

The source and destination for DMA transfers are dictated by the request select dedicated to the peripheral instance. The DMA_CHn_CTRL.request field dictates the source and destination for a channel's DMA transfer, as shown in Table 10-2. depending on the specific operation, the DMA_CHn_SRC and DMA_CHn_DST registers hold the source or destination memory addresses.

The *DMA_CHn_CTRL*.srcinc field is ignored when the DMA source is peripheral memory, and the *DMA_CHn_CTRL*.dstinc field is ignored when the DMA destination is peripheral memory.

Table 10-2: DMA Source and Destination by Peripheral

DMA_CHn_CTRL.request	Peripheral	DMA Source	DMA Destination
0	Memory-to-Memory	DMA_CHn_SRC	DMA_CHn_DST
1	SPI1	SPI1 Receive FIFO	DMA_CHn_DST
2-3	Reserved	-	-
4	UART0	UARTO Receive FIFO	DMA_CHn_DST
5	UART1	UART1 Receive FIFO	DMA_CHn_DST
6	Reserved	-	-
7	12C0	I2C0 Receive FIFO	DMA_CHn_DST
8	I2C1	I2C1 Receive FIFO	DMA_CHn_DST
9	ADC	ADC Data Register	DMA_CHn_DST
10	12C2	I2C2 Receive FIFO	DMA_CHn_DST
11-12	Reserved	-	-
13	PCIF	PCIF Receive FIFO	DMA_CHn_DST
14	UART 2	UART2 Receive FIFO	DMA_CHn_DST
15	SPI 0	SPIO Receive FIFO	DMA_CHn_DST
16-27	Reserved	-	-
28	LPUARTO (UART 3)	UART3 Receive FIFO	DMA_CHn_DST
29	Reserved	-	-
30	I ² S	I ² S Data Register	DMA_CHn_DST
31-32	Reserved	-	-
33	SPI 1	DMA_CHn_SRC	SPI1 Transmit FIFO
34-35	Reserved	-	-
36	UART 0	DMA_CHn_SRC	UARTO Transmit FIFO

Analog Devices, Inc. Page 138 of 420



DMA_CHn_CTRL.request	Peripheral	DMA Source	DMA Destination
37	UART 1	DMA_CHn_SRC	UART1 Transmit FIFO
38	Reserved	-	-
39	I2C0	DMA_CHn_SRC	I2C0 Transmit FIFO
40	I2C1	DMA_CHn_SRC	I2C1 Transmit FIFO
41	Reserved	-	-
42	12C2	DMA_CHn_SRC	I2C2 Transmit FIFO
43	Reserved	-	-
44	CRC	DMA_CHn_SRC	CRC Data Register
45	PCIF	DMA_CHn_SRC	PCIF Transmit FIFO
46	UART2	DMA_CHn_SRC	UART2 Transmit FIFO
47	SPI0	DMA_CHn_SRC	SPI0 Transmit FIFO
48-59	Reserved	-	-
60	LPUART 0 (UART 3)	DMA_CHn_SRC	UART3 Transmit FIFO
61	Reserved	-	-
62	I ² S	DMA_CHn_SRC	I ² S Data Register
63	Reserved	-	-

10.2.3 Data Movement from Source to DMA

Table 10-3 shows the fields that control the burst movement of data into the DMA FIFO. The source is a peripheral or memory.

Table 10-3: Data Movement from Source to DMA FIFO

Register/Field	Description	Comments
DMA_CHn_SRC	Source address	If the increment enable is set, this increments on every read cycle of the burst. This field is ignored when the DMA source is a peripheral.
DMA_CHn_CNT	Number of bytes to transfer before a CTZ condition occurs	This register is decremented on each read of a burst.
DMA_CHn_CTRL.burst_size	Burst size (1-32)	This is the maximum number of bytes moved during the burst read.
DMA_CHn_CTRL.srcwd	Source width	This field determines the maximum data width used during each read of the AHB burst (byte, half-word, or word). The actual AHB width might be less if <i>DMA_CHn_CNT</i> is not great enough to supply all the needed data.
DMA_CHn_CTRL.srcinc	Source increments enable	Increments <i>DMA_CHn_SRC</i> . This field is ignored when the DMA source is a peripheral.

10.2.4 Data Movement from DMA to Destination

Table 10-4 shows the fields that control the burst movement of data out of the DMA FIFO. The destination is a peripheral or memory.

Table 10-4: Data Movement from the DMA FIFO to Destination

Register/Field Description		Comments	
DMA_CHn_DST	LDestination address	If the increment enable is set, this increments on every write cycle of the burst. This field is ignored when the DMA destination is a peripheral.	

Analog Devices, Inc. Page 139 of 420



Register/Field Description		Comments	
DMA_CHn_CTRL.burst_size	Burst size (1-32)	The is the maximum number of bytes moved during a single AHB read/write burst.	
DMA_CHn_CTRL.dstwd	Destination width	This determines the maximum data width used during each write of AHB burst (byte, half-word, or word).	
IDMA ("Hn ("IRI define")		Increments <i>DMA_CHn_DST</i> . This field is ignored when the DMA destination is a peripheral.	

10.3 Usage

Use the following procedure to perform a DMA transfer from a peripheral's receive FIFO to memory, from memory to a peripheral's transmit FIFO, or from memory to memory.

- 1. Ensure DMA_CHn_CTRL.en, DMA_CHn_CTRL.rlden = 0, and DMA_CHn_STATUS.ctz_if = 0.
- 2. If using memory for the destination of the DMA transfer, configure *DMA_CHn_DST* to the starting address of the destination in memory.
- 3. If using memory for the source of the DMA transfer, configure *DMA_CHn_SRC* to the starting address of the source in memory.
- 4. Write the number of bytes to transfer to the *DMA CHn CNT* register.
- 5. Configure the following *DMA_CHn_CTRL* register fields in one or more instructions. Do not set *DMA_CHn_CTRL.en* to 1 or *DMA_CHn_CTRL.rlden* to 1 in this step:
 - a. Configure DMA CHn CTRL.request to select the transfer operation associated with the DMA channel.
 - b. Configure DMA CHn CTRL.burst size for the desired burst size.
 - c. Configure DMA_CHn_CTRL.pri to set the channel priority relative to other DMA channels.
 - d. Configure DMA CHn CTRL.dstwd to set the width of the data written in each transaction.
 - e. If desired, set *DMA_CHn_CTRL.dstinc* to 1 to enable automatic incrementing of the *DMA_CHn_DST* register upon every AHB transaction.
 - f. Configure DMA_CHn_CTRL.srcwd to set the width of the data read in each transaction.
 - g. If desired, set *DMA_CHn_CTRL.srcinc* to 1 to enable automatic incrementing of the *DMA_CHn_DST* register upon every AHB transaction.
 - h. If desired, set *DMA_CHn_CTRL.dis_ie* = 1 to generate an interrupt when the channel becomes disabled. The channel becomes disabled when the DMA transfer completes, or a bus error occurs.
 - i. If desired, set *DMA_CHn_CTRL.ctz_ie* 1 to generate an interrupt when the *DMA_CHn_CNT* register is decremented to zero.
 - j. If using the reload feature, configure the reload registers to set the destination, source, and count for the following DMA transaction.
 - 1) Load the DMA CHn SRCRLD register with the source address reload value.
 - 2) Load the DMA_CHn_DSTRLD register with the destination address reload value.
 - 3) Load the DMA_CHn_CNTRLD register with the count reload value.
 - k. If desired, enable the channel timeout feature described in *Channel Timeout Detect*. Clear *DMA_CHn_CTRL.to_clkdiv* to 0 to disable the channel timeout feature.
- 6. Set DMA_CHn_CTRL.rlden to 1 to enable the reload feature if using.
- 7. Set *DMA_CHn_CTRL.en* = 1 to start the DMA transfer immediately.
- 8. Wait for the interrupt flag to become 1 to indicate the completion of the DMA transfer.

Analog Devices, Inc. Page 140 of 420



10.4 Count-To-Zero (CTZ) Condition

When an AHB channel burst completes, a CTZ condition exists if *DMA_CHn_CNT* is decremented to 0. At this point, there are two responses are possible depending on the value of the *DMA_CHn_CTRL.rlden*:

- 1. If *DMA_CHn_CTRL.rlden* = 1, then the *DMA_CHn_SRC*, *DMA_CHn_DST*, and *DMA_CHn_CNT* registers are loaded from the reload registers, and the channel remains active and continues operating using the newly-loaded address/count values and the previously programmed configuration values.
- 2. If DMA_CHn_CTRL.rlden = 0, then the channel is disabled, and DMA_CHn_STATUS.status is cleared.

10.5 Chaining Buffers

Chaining buffers reduce the DMA interrupt response time and allow the DMA to service requests without intermediate processing from the CPU. *Figure 10-1* shows the procedure for generating a DMA transfer using one or more chain buffers. Configure the following reload registers to configure a channel for chaining:


- DMA CHn SRC
- DMA_CHn_DST
- DMA_CHn_CNT
- DMA CHn SRCRLD
- DMA_CHn_DSTRLD
- DMA_CHn_CNTRLD

Writing to any register while a channel is disabled is supported, but there are certain restrictions when a channel is enabled. The *DMA_CHn_STATUS.status* bit indicates whether the channel is enabled or not. Because an active channel might be in the middle of an AHB read/write burst, do not write to the *DMA_CHn_SRC*, *DMA_CHn_DST*, or *DMA_CHn_CNT* registers while a channel is active (*DMA_CHn_STATUS.status* = 1). To disable any DMA channel, clear the *DMA_INTEN.ch<n>* bit. Then, poll the *DMA_CHn_STATUS.status* bit to verify that the channel is disabled.

Analog Devices, Inc. Page 141 of 420



Figure 10-1: DMA Block-Chaining Flowchart



Analog Devices, Inc. Page 142 of 420



10.6 DMA Interrupts

Enable interrupts for each channel by setting $DMA_INTEN.ch < n >$. When an interrupt for a channel is pending, the corresponding $DMA_INTEL.ch < n > = 1$. Set the corresponding enable bit to cause an interrupt when the flag is set.

A channel interrupt (*DMA_CHn_STATUS.ipend* = 1) is caused by:

- DMA CHn CTRL.ctz ie = 1
 - If enabled, all CTZ occurrences set the DMA_CHn_STATUS.ipend bit.
- DMA_CHn_CTRL.dis_ie = 1
 - ◆ If enabled, any clearing of the DMA_CHn_STATUS.status bit sets the DMA_CHn_STATUS.ipend bit. Examine the DMA_CHn_STATUS register to determine which reasons caused the disable. The DMA_CHn_CTRL.dis_ie bit also enables the DMA_CHn_STATUS.to_if bit. The DMA_CHn_STATUS.to_if bit does not clear the DMA_CHn_STATUS.status bit.

To clear the channel interrupt, write 1 to the cause of the interrupt (the DMA_CHn_STATUS.ctz_if, DMA_CHn_STATUS.rld_if, DMA_CHn_STATUS.bus_err, or DMA_CHn_STATUS.to_if bits).

When running in normal mode without buffer chaining (*DMA_CHn_CTRL.rlden* = 0), set the *DMA_CHn_CTRL.dis_ie* bit only. An interrupt is generated upon DMA completion or an error condition (bus error or timeout error).

When running in buffer chaining mode (*DMA_CHn_CTRL.rlden* = 1), set both the *DMA_CHn_CTRL.dis_ie* and *DMA_CHn_CTRL.ctz_ie* bits. The CTZ interrupts occur on completion of each DMA (count reaches zero, and reload occurs). The setting of *DMA_CHn_CTRL.dis_ie* ensures that an error condition generates an interrupt. If *DMA_CHn_CTRL.ctz_ie* = 0, then the only interrupt occurs when the DMA completes and *DMA_CHn_CTRL.rlden* = 0 (final DMA).

10.7 Channel Timeout Detect

Each channel can optionally generate an interrupt when its associated peripheral does not request a transfer in a user-configurable period. When the timeout start conditions are met, an internal 10-bit counter begins incrementing at a frequency determined by the AHB clock, the *DMA_CHn_CTRL.to_clkdiv* field, and the *DMA_CHn_CTRL.to_per* field. See *Table 10-5* for details. A channel timeout event is generated if the timer is not reset by one of the events listed below before the timeout period expires.

Table 10-5: DMA Channel Timeout Configuration

DMA_CHn_CTRL.to_clkdiv	Timeout Period (μs)	
0	Channel timeout disabled.	
1	$\frac{2^8 \times [Value\ from\ DMA_CHn_CTRL.\ to_per]}{f_{HCLK}}$	
2	$\frac{2^{16} \times [Value\ from\ DMA_CHn_CTRL.to_per]}{f_{HCLK}}$	
3	$\frac{2^{24} \times [Value\ from\ DMA_CHn_CTRL.\ to_per]}{f_{HCLK}}$	

Analog Devices, Inc. Page 143 of 420



DMA_CHn_CTRL.to_wait controls the start of the timeout period as follows:

- If *DMA_CHn_CTRL.to_wait* = 0, the timer begins immediately counting after *DMA_CHn_CTRL.to_per* is configured to a value other than 0, and the channel is enabled.
- If *DMA_CHn_CTRL.to_wait* = 1, the timer begins counting when the first DMA request is received from the peripheral.

The timer is reset whenever:

- The DMA request line programmed for the channel is activated.
- The channel is disabled for any reason (DMA_CHn_STATUS.status = 0).

If the timeout timer period expires, hardware sets *DMA_CHn_STATUS*.to_if = 1 to indicate a channel timeout event has occurred. A channel timeout does not disable the DMA channel.

10.8 Memory-to-Memory DMA

Memory-to-memory transfers are processed as if the request is permanently active. This means that the DMA channel generates an almost constant request for the bus until its transfer is complete. For this reason, assign a lower priority to channels executing memory-to-memory transfers to prevent starvation of other DMA channels.

10.9 Registers

See *Table 3-3* for the base address of this peripheral/module. See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Table 10-6: DMA Register Summary

Offset	Offset Register Description		
[0x0000]	DMA_INTEN	DMA Channel Interrupt Enable	
[0x0004]	DMA_INTFL	DMA Interrupt Status register	

10.9.1 Register Details

Table 10-7: DMA Interrupt Enable Register

DMA Interrupt Enable			DMA_INTEN	[0x0000]	
Bits	Field	Access	Reset	Description	
31:0	ch <n></n>	R/W	0	DMA Channel <i>n</i> Interrupt Enable Each bit in this field enables the corresponding channel interrupt <n> in DMA_INTFL. Register bits associated with unimplemented channels should not be changed from their default reset value.</n>	
				0: Disabled 1: Enabled	

Analog Devices, Inc. Page 144 of 420



Table 10-8: DMA Interrupt Flag Register

DMA Interrupt Flag				DMA_INTFL	[0x0004]
Bits	Field	Access	Rese	et Description	
31:0	ch <n></n>	RO	0	DMA Channel n Interrupt Flag	
				interrupt bit in the DMA_CHn_STATE the corresponding interrupt enable f	terrupt for the corresponding terrupt, clear the corresponding active US register. An interrupt bit in this field is set if ield is set in the DMA_INTEN register and a poits associated with unimplemented channels

10.10 DMA Channel Registers

Table 10-9: Standard DMA Channel 0 to Channel 3 Register Summary

Offset	DMA Channel	Description
[0x0100]	DMA_CH0	DMA Channel 0
[0x0120]	DMA_CH1	DMA Channel 1
[0x0140]	DMA_CH2	DMA Channel 2
[0x0160]	DMA_CH3	DMA Channel 3

10.10.1 Channel Register Details

See *Table 3-3* for the base address of this peripheral/module. If multiple instances of the peripheral are provided, each instance has its own independent set of the registers shown in *Table 10-10*. Register names for a specific instance are defined by replacing "n" with the instance number. As an example, a register PERIPHERALn_CTRL resolves to PERIPHERALO_CTRL and PERIPHERAL1_CTRL for instances 0 and 1, respectively.

See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Table 10-10: DMA Channel Registers Summary

Offset	Register	Description
[0x0000]	DMA_CHn_CTRL	DMA Channel n Configuration Register
[0x0004]	DMA_CHn_STATUS	DMA Channel n Status Register
[8000x0]	DMA_CHn_SRC	DMA Channel n Source Register
[0x000C]	DMA_CHn_DST	DMA Channel n Destination Register
[0x0010]	DMA_CHn_CNT	DMA Channel n Count Register
[0x0014]	DMA_CHn_SRCRLD	DMA Channel n Source Reload Register
[0x0018]	DMA_CHn_DSTRLD	DMA Channel n Destination Reload Register
[0x001C]	DMA_CHn_CNTRLD	DMA Channel n Count Reload Register

Analog Devices, Inc. Page 145 of 420



Table 10-11: DMA_CH n Control Register

DMA Chai	nnel n Control			DMA_CHn_CTRL	[0x0100]
Bits	Field	Access	Reset	Description	
31	ctz_ie	R/W	0	CTZ Interrupt Enable 0: Disabled 1: Enabled. DMA_INTFL.ch <n></n>	is set to 1 whenever a CTZ event occurs.
30	dis_ie	R/W	0	Channel Disable Interrupt Enable 0: Disabled 1: Enabled. DMA_INTFL.ch <n> bit is set to 1 whenever DMA_CHn_STATUS.status changes from 1 to 0.</n>	
29	=	RO	0	Reserved	
28:24	burst_size	R/W	0	Burst Size The number of bytes transferred into and out of the DMA FIFO in a single burst. 0b00000: 1 byte 0b00001: 2 bytes 0b00010: 3 bytes 0b11111: 32 bytes	
23	-	RO	0	Reserved	
22	dstinc	R/W	0	every AHB transaction. This bit is 0: Disabled	ncrement of the <i>DMA_CHn_DST</i> register upon s ignored for a DMA transmit to peripherals.
21:20	dstwd	R/W	0	1: Enabled Destination Width Indicates the width of each AHB transaction to the destination peripheral or memory (the actual width might be less than this if there are insufficient bytes in the DMA FIFO for the full width). 0: Byte 1: Half word 2: Word 3: Reserved	
19	-	RO	0	Reserved	
18	srcinc	R/W	0	Source Increment on AHB Transaction Enable This bit enables the automatic increment of the DMA_CHn_SRC register upon every AHB transaction. This bit is ignored for a DMA receive from peripherals. 0: Disabled	
17:16	srcwd	R/W	0	O: Disabled 1: Enabled Source Width This field indicates the width of each AHB transaction from the source periphera or memory. The actual width might be less than this if the DMA_CHn_CNT register indicates a smaller value. O: Byte 1: Half word 2: Word 3: Reserved	

Analog Devices, Inc. Page 146 of 420



DMA Cha	DMA Channel n Control			DMA_CHn_CTRL	[0x0100]
Bits	Field	Access	Reset	Description	
15:14	to_clkdiv	R/W	0	Timeout Timer Clock Pre-Scale	Select
				This field selects the pre-scale d	livider for the timer clock input.
				0: Timer disabled.	
				1: \frac{f_{HCLK}}{2^8}	
				$2: \frac{f_{HCLK}}{2^{16}}$	
				_	
				3: ^{fhclk} / _{2²⁴}	
13:11	to_per	R/W	0	Timeout Period Select	
					pre-scaled clocks seen by the channel timer enerated. The value is approximate because of n timers.
				0: 3 to 4	
				1: 7 to 8	
				2: 15 to 16	
				3: 31 to 32	
				4: 63 to 64	
				5: 127 to 128	
				6: 255 to 256	
				7: 511 to 512	
10	to_wait	R/W	0	Request DMA Timeout Timer V	
					eout timer starts, either immediately when the er the first DMA transaction occurs.
				0: Start the timer immediately 1: Delay the timer's start until	y when enabled. I after the first DMA transaction occurs.
9:4	request	R/W	0	Request Select	
				Selects the source and destination <i>Addressing</i> .	ion for the transfer as shown in <i>Source and</i>
3:2	pri	R/W	0	Channel Priority	
					e channel relative to other channels of the DMA ne priority are serviced in a round-robin fashion.
				0: High 1: Medium-high 2: Medium-low 3: Low	
1	rlden	R/W	0	Reload Enable	
	Hacii	11/ **			ding the <i>DMA_CHn_SRC</i> , <i>DMA_CHn_DST</i> , and a CTZ.
					TZ occurs, the channel is disabled, and the
				0: The channel is disabled who	en a CTZ occurs, and the
				DMA_CHn_CNT registers o	n a CTZ.

Analog Devices, Inc. Page 147 of 420



DMA Char	nnel n Control			DMA_CHn_CTRL [0x0100]		
Bits	Field	Access	Reset	Description		
0	en	R/W	0	Channel Enable		
				This bit is automatically cleared to 0.	when DMA_CHn_STATUS.status changes from 1	
				0: Disabled		
				1: Enabled		

Table 10-12: DMA Status Register

DMA Cha	nnel n Status			DMA_CHn_STATUS	[0x0104]
Bits	Field	Access	Reset	Description	
31:7	-	RO	0	Reserved	
6	to_if	R/W1C	0	Timeout Interrupt Flag Timeout. Write 1 to clear.	
				0: No time out. 1: A channel time out has occurr	red
5	-	RO	0	Reserved	
4	bus_err	R/W1C	0	Bus Error	
				If this bit reads 1, an AHB abort och hardware. Write 1 to clear.	curred, and the channel was disabled by
				0: No error found 1: An AHB bus error occurred	
3	rld_if	R/W1C	0	Reload Interrupt Flag	
				Reload. Write 1 to clear.	
				0: Reload has not occurred. 1: Reload occurred.	
2	ctz_if	R/W1C	0	CTZ Interrupt Flag	
				Write 1 to clear.	
				0: CTZ has not occurred.	
				1: CTZ has occurred.	
1	ipend	RO	0	Channel Interrupt Pending	
				0: No interrupt	
				1: Interrupt pending	
0	status	RO	0	Channel Status	schange the configuration address and count
				registers for the channel.	change the configuration, address, and count
				Whenever this bit is cleared by ha cleared.	rdware, the DMA_CHn_CTRL.en bit is also
				0: Disabled 1: Enabled.	

Analog Devices, Inc. Page 148 of 420



Table 10-13: DMA Channel n Source Register

DMA Channel n Source				DMA_CHn_SRC	[0x0108]
Bits	Field	Access	Reset	Description	
31:0	addr	R/W	0	Source Device Address For peripheral transfers, the actual address field is either ignored or forced zero because peripherals only have one location to read/write data based request select chosen.	
				transfer cycle by one, two, or four	this register is incremented on each AHB bytes depending on the data width.
				If DMA_CHn_CTRL.srcinc = 0, this r Suppose a CTZ condition occurs whis reloaded with the contents of the	hile DMA_CHn_CTRL.rlden = 1, then this register

Table 10-14: DMA Channel n Destination Register

DMA Channel n Destination				DMA_CHn_DST	[0x010C]	
Bits	Field	Access	Reset	Description		
31:0	addr	R/W	0	Destination Device Address		
				For peripheral transfers, the actual address field is either ignored or forced to zero because peripherals only have one location to read/write data base on the request select chosen.		
				If <i>DMA_CHn_CTRL.dstinc</i> = 1, then this register is incremented on every Altransfer cycle by one, two, or four bytes depending on the data width.		
				''	hile DMA_CHn_CTRL.rlden = 1, then this ents of the DMA_CHn_DSTRLD register.	

Table 10-15: DMA Channel n Count Register

DMA Channel n Count				DMA_CHn_CNT	[0x0110]	
Bits	Field	Access	Reset	Description		
31:24	-	RO	0	Reserved		
23:0	cnt	R/W	0	DMA Counter		
					of bytes to transfer. This field decreases O. The decrement is one, two, or four When the counter reaches 0, a CTZ	
				''	le <i>DMA_CHn_CTRL.rlden</i> = 1, then this ts of the <i>DMA_CHn_CNTRLD.cnt</i> field.	

Table 10-16: DMA Channel n Source Reload Register

DMA Channel n Source Reload				DMA_CHn_SRCRLD	[0x0114]
Bits	Field	Access	Rese	t Description	
31	-	RO	0	0 Reserved	
30:0	addr	R/W	0	Source Address Reload Value	
				If DMA_CHn_CTRL.rlden = 1, then the DMA_CHn_SRC upon a CTZ condition	ne value of this register is loaded into on.

Analog Devices, Inc. Page 149 of 420



Table 10-17: DMA Channel n Destination Reload Register

DMA Channel n Destination Reload				DMA_CHn_DSTRLD	[0x0118]
Bits	Field	Access	Res	et Description	
31	-	RO	0	0 Reserved	
30:0	addr	R/W	0	0 Destination Address Reload Value	
				If DMA_CHn_CTRL.rlden = 1, then the DMA_CHn_DST upon a CTZ condition	ne value of this register is loaded into on.

Table 10-18: DMA Channel n Count Reload Register

DMA Chan	nel n Count Reload				DMA_CHn_CNTRLD [0x011C]			
Bits	Field	Access	Res	set Description				
31:24	-	RO	()	Reserved			
23:0	cnt	R/W	(0 Count Reload Value If DMA_CHn_CTRL.rlden = 1, then the value of this register is loaded into DMA_CHn_CNT upon a CTZ condition.				

Analog Devices, Inc. Page 150 of 420



11. Analog to Digital Converter (ADC) and Comparators (LPCMP)

The ADC is a 10-bit sigma-delta ADC with a single-ended input multiplexer and an integrated reference generator. The multiplexer selects an input channel from either the 8 external analog input signals or the internal power supply inputs. The external analog input signals are defined as alternate functions on GPIO, as shown in *Table 11-1*.

The 10 - bit ADC conversions are stored as a 16-bit value selectable as MSB or LSB aligned. The 8 external analog inputs can be configured by software as 4 two-input comparators with interrupt capabilities. Comparator 0, CMP0, is configurable to wake the device from *SLEEP*, *LPM*, *UPM*, *STANDBY*, and *BACKUP*. The remaining three comparators, CMP1, CMP2, and CMP3, are configurable as wake-up sources from *SLEEP*, *LPM*, and *UPM*.

11.1 Features

- Maximum 8MHz ADC clock rate
- Two reference source options
 - ◆ An internal 1.22V bandgap
 - $\frac{V_{DDA}}{2}$ supply
- 8 external analog inputs configurable as 4 two-input comparators
- 8 internal power supply monitor inputs
- Fixed 10-bit word conversion time of 1024 ADC clock cycles
- · Programmable out-of-range (limit) detection
- Interrupt generation for limit detection, conversion start, conversion complete, and internal reference powered on
- Serial ADC data measurements
- ADC conversion 10-bit output either MSB or LSB aligned

11.2 Instances

Table 11-1: MAX78000 ADC Input Pins for the 81-CTBGA Package

Function	81 CTBGA Pin	81 CTBGA Alternate Function
AINO/AINON	P2.0	AF1
AIN1/AIN0P	P2.1	AF1
AIN2/AIN1N	P2.2	AF1
AIN3/AIN1P	P2.3	AF1
AIN4/AIN2N	P2.4	AF1
AIN5/AIN2P	P2.5	AF1
AIN6/AIN3N	P2.6	AF1
AIN7/AIN3P	P2.7	AF1

Analog Devices, Inc. Page 151 of 420



11.3 Architecture

The ADC is a first-order sigma-delta converter with 10-bit output. The ADC operates at a maximum frequency of 8MHz with a fixed-sample rate as shown in *Equation 11-1*. Details of selecting the ADC clock frequency, *fadcelk*, are covered in the *Clock Configuration* section.

Equation 11-1: ADC 10-bit Word Sample Rate


$$t_{adc_sample} = 1024 \, \times \, \left(\frac{1}{f_{adcclk}} \right)$$

The ADC offset is factory trimmed and automatically loaded into the ADC controller during system power-up.

The ADC uses a switched capacitor network to perform the conversion; this results in dynamic switching current and requires settling time for the external analog input signals (AINO – AIN7). This dynamic switching current sets the upper limit of the source impedance of the external analog input signals to approximately $10k\Omega$.

The ADC supports a gain of $2 \times to$ provide additional conversion resolution if the input signals are less than half the reference voltage.

Figure 11-1: Analog to Digital Converter Block Diagram



Analog Devices, Inc. Page 152 of 420



11.4 Clock Configuration

The ADC clock, *adcclk*, is controlled by the *GCR_PCLKDIV.adcfrq* register field. Configure this field to achieve the target ADC sample frequency. The maximum clock frequency supported by the ADC is 8MHz. The divisor selection, *GCR_PCLKDIV.adcfrq*, for the ADC depends on the peripheral clock. *Equation 11-2* shows the calculation for the ADC clock.

Equation 11-2: ADC Clock Frequency

$$f_{adcclk} = \frac{f_{PCLK}}{GCR_PCKDIV.adcfrq}$$

The $GCR_PCLKDIV.adcfrq$ field setting must result in a value for $f_{adcclk} \leq 8MHz$ as shown in Table~11-2 with IPO set as the system clock.

Table 11-2: MAX78000 ADC Clock Frequency and ADC Conversion Time with the System Clock set to the IPO

GCR_PCLKDIV.adcfrq	ADC Clock Frequency (Hz) f_{adcclk}	10-Bit Word Conversion Time (μ s) t_{adc_sample}		
0 – 7	Invalid	Invalid		
8	6,250,000	164		
9	5,555,555	184		
10	5,000,000	205		
11	4,545,454	225		
12	4,166,666	246		
13	3,846,153	266		
14	3,571,428	287		
15	3,333,333	307		

11.5 Power-Up Sequence

Complete the following steps to configure the ADC:

- 1. Disable the ADC clock by setting the ADC_CTRL.clk_en field to 0.
- 2. Set the ADC clock (fadcclk) using the GCR PCLKDIV.adcfrq field. See Clock Configuration for details.
- 3. Enable the ADC clock by setting the ADC CTRL.clk en field to 1
- 4. Clear the ADC reference ready interrupt flag by writing a 1 to ADC_INTR.ref_ready_if.
- 5. Optionally enable the ADC reference ready interrupt by setting the ADC_INTR.ref_ready_ie field to 1 and enable the ADC interrupt handler (ADC_IRQn).
- 6. Select one of the following ADC reference sources:
 - a. Internal 1.22V bandgap reference (ADC_CTRL.ref_sel = 0).
 - b. $\frac{V_{DDA}}{2}$ reference (ADC_CTRL.ref_sel = 1).
- 7. Complete the following steps to enable power to the ADC and optionally the internal ADC reference:
 - a. Set ADC_CTRL.pwr to 1 to turn on the ADC.
 - b. Set ADC CTRL refbuf pwr to 1 to turn on the internal reference buffer If using the internal reference.
 - c. Wait until hardware sets the *ADC_INTR.ref_ready_if* field to 1, indicating the internal reference is fully powered on and ready.
 - d. Clear the ADC reference ready interrupt flag by writing 1 to ADC_INTR.ref_ready_if.
 - e. Optionally disable the ADC reference ready interrupt by clearing the ADC_INTR.ref_ready_ie field to 0.

Analog Devices, Inc. Page 153 of 420



11.6 Conversion

After the power-up sequence is complete, the ADC is ready for data conversion. Complete the following steps to perform a data conversion.

- 1. Select the ADC input channel for the conversion by setting the ADC_CTRL.ch_sel field. See ADC Channel Select for details.
- 2. Optionally set input and reference scaling. See *Scale Limitations for All Other Input Channels* for details on each input channel's scale requirements.
- 3. Set the data alignment for the conversion output data using the ADC_CTRL.data_align field.
 - a. 0 for LSB alignment or 1 for MSB alignment. See Table 11-3 for alignment details of the ADC_DATA register.
- 4. Clear the ADC done interrupt flag by writing 1 to the ADC_INTR.done_if field.
- 5. Optionally enable the ADC done interrupt (*ADC_INTR.done_ie* = 1) and enable the ADC interrupt vector (ADC_IRQn).
- 6. Start the ADC conversion by setting the ADC_CTRL.start field to 1.
- 7. Poll the ADC_INTR.done_if flag until it reads 1 or wait for the ADC interrupt to occur if enabled.
- 8. Read the data from the *ADC_DATA* register and clear the ADC done interrupt flag by writing 1 to the *ADC_INTR.done_if* field.

11.6.1 Data Conversion Output Alignment


The ADC outputs 10-bits per conversion and stores the data in the ADC_DATA register LSB justified by default. Table 11-3 shows the ADC data alignment based on the value of the ADC_CTRL.data_align bit.

Analog Devices, Inc. Page 154 of 420



Table 11-3: ADC Data Register Alignment Options

ADC_CTRL.data_align = 0																	
		MSB															LSB
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADC	_DATA	0	0	0	0	0	0					da	ita				



11.6.2 Data Conversion Value Equations

Use the following equations to calculate the ADC data value for a conversion for the selected channel. If using the internal reference, $V_{REF} = 1.22V$; otherwise, $V_{REF} = V_{DDA}$.

Equation 11-3: ADC Data Calculation for Input Signal ADC_CTRL.ch_sel = 0 through 7 (AINO - AIN7)

$$ADC_DATA = round \left\{ \left(\frac{\frac{Input\ Signal}{2^{scale} * (adc_divsel + 1)}}{\left(\frac{V_{REF}}{2^{ref_scale}} \right)} \right) \times (2^{10} - 1) \right\}$$

Note: Must satisfy Equation 11-6.

Equation 11-4: ADC Data Equation for Input Signal ADC_CTRL.ch_sel = 8 through 12 (Vcorea, Vcoreb, Vrxout, Vtxout, Vdda)

$$ADC_DATA = round \left\{ \left(\frac{\left(\frac{Input\ Signal}{2^{scale}} \right)}{\left(\frac{V_{REF}}{2^{ref_scale}} \right)} \right) \times (2^{10} - 1) \right\}$$

Note: See Table 11-4 for limitations.

Equation 11-5: ADC Data Calculation Input Signal ADC CTRL.ch sel = 14 through 16 (VDDIO, VDDIOH, VREGI)

$$ADC_DATA = round \left\{ \left(\frac{\left(\frac{lnput \ Signal}{4}}{2 \ scale} \right)}{\left(\frac{V_{REF}}{2^{ref}_scale} \right)} \right) \times (2^{10} - 1) \right\}$$

Note: See Table 11-4 for limitations.

11.7 Reference Scaling and Input Scaling

For small signals, the ADC input, ADC reference, or both can be scaled by 50%. This enables flexibility to achieve better resolution on the ADC conversion. Each input channel supports the default of no scaling of the input (ADC_CTRL.scale = 0) and no reference scaling (ADC_CTRL.ref_scale = 0). The following sections describe the scale options for each of the ADC input channels.

Analog Devices, Inc. Page 155 of 420



11.7.1 AINO – AIN7 Scale Limitations

The external inputs, AINO through AIN7, support scaling of the input by 50%, the reference by 50%, or both by 50%. Also, the scaling can further be modified by additional factors of 2, 3, or 4 as defined by *ADC_CTRL.adc_divsel*. The scale settings for the given input signal and reference must satisfy *Equation 11-6* to be valid:

Equation 11-6: Input and Reference Scale Requirements Equation

$$\frac{AINn}{2^{scale}} < \frac{V_{REF}}{2^{ref_scale}}$$

11.7.2 Scale Limitations for All Other Input Channels

The scale settings must either be disabled or enabled for the remaining internal input channels, as shown in Table 11-4.

Table 11-4: Input and Reference Scale Support by ADC Input Channel

, ,		11 /	·		
ADC Channel	ADC Input Signal	ADC_CTRL.scale	ADC_CTRL.ref_scale		
0	17	0	0		
8	V_{COREA}	1	1		
9	17	0	0		
9	V_{COREB}	1	1		
10	17	0	0		
10	V_{RXOUT}	1	1		
11	17	0	0		
11	V_{TXOUT}	1	1		
12	17	0	0		
12	V_{DDA}	1	1		
14	V_{DDIO}	0	0		
14	4	1	1		
15	V_{DDIOH}	0	0		
13	4	1	1		
16	V_{REGI}	0	0		
10	4	1	1		


11.8 Data Limits and Out of Range Interrupts

Channel limits are implemented to minimize power consumption for power supply monitoring. The ADC includes four limit registers, *ADC_LIMIT0* to *ADC_LIMIT3*, that can be used to set a high limit, low limit, and the ADC channel number to apply the limits against. A block diagram of the limit engine for each of the four limit registers is shown in *Figure 11-2*.

Analog Devices, Inc. Page 156 of 420



Figure 11-2: ADC Limit Engine



When a measurement is taken on the ADC, the limit engine determines if the channel measured matches one of the channels selected by the limit registers. If it does and the data converted is above or below the high or low limit, an interrupt flag is set, resulting in an ADC interrupt if the interrupt is enabled.

Analog Devices, Inc. Page 157 of 420



Complete the following steps to enable a high and low limit for an ADC input channel using the *ADC_LIMITO* register. Perform these steps after the ADC is configured for measurement, and the configuration is identical for all four limit registers except for the limit register name:

- 1. Verify that the ADC is not actively taking a measurement by checking ADC_STATUS.active until it reads 0.
- 2. Set the ADC_LIMITO.ch_sel field to the selected channel for the high and low limits.
- 3. Set the high limit, *ADC_LIMITO.ch_hi_limit*, to the selected 10-bit trip point. An ADC measurement greater than this field on the channel selected (*ADC_LIMITO.ch_sel*) generates an ADC interrupt when enabled.
- 4. Set the low limit, *ADC_LIMITO.ch_lo_limit*, to the selected 10-bit low trip point. An ADC measurement lower than this field on the channel selected (*ADC_LIMITO.ch_sel*) generates an ADC interrupt when enabled.
- 5. Enable the high limit, the low limit, or both interrupt signals by writing a 1 to ADC_LIMITO.ch_high_limit_en, ADC_LIMITO.ch_low_limit_en, or both. Note: Each limit register is independently enabled for high- and low-limit interrupts.
- 6. Clear the ADC interrupt high and low interrupt flags by writing 1 to ADC_INTR.hi_limit_if and ADC_LIMITO.lo_limit_if.
- 7. Enable the high, low, or both interrupts for the ADC by setting ADC_INTR.hi_limit_if to 1, ADC_INTR.lo_limit_ie to 1, or both to 1.
- 8. If an ADC conversion occurs that is above or below the enabled limits, an ADC_IRQn is generated with the ADC_LIMITO.adc_high_limit_if, ADC_LIMITO.adc_low_limit_if, or both set to 1. The ADC_CTRL.ch_sel value indicates the channel that caused the interrupt, and the value of the ADC conversion that is out of bounds is in the ADC_DATA register.

11.9 Power-Down Sequence

Complete the following steps to power down the ADC:

- 1. Set ADC_CTRL.pwr to 0, disabling the ADC converter power.
- 2. ADC_CTRL.refbuf_pwr to 0, disabling the internal reference buffer power.
- 3. Set ADC_CTRL.clk_en to 0, disabling the ADC internal clock.

11.10 Comparator Operation

11.10.1 Comparator 0 Usage

Comparator 0 is controlled individually using the MCR_CMP_CTRL register. Enable comparator 0 by setting the MCR_CMP_CTRL.en field to 1. Comparator 0s output is readable using the MCR_CMP_CTRL.out. Enable interrupt events for comparator 0 by setting the MCR_CMP_CTRL.int_en field to 1. Interrupts for comparator 0 occur when the output changes to its active state. The active state is controlled using the MCR_CMP_CTRL.pol field. When the output state is active, hardware automatically sets the MCR_CMP_CTRL.if flag to 1. To clear the interrupt flag, write 1 to MCR_CMP_CTRL.if.

11.10.2 Low-Power Comparators 1, 2, and 3 Usage

Comparators 1, 2, and 3 are controlled using the low-power comparator, *LPCOMPn*, registers.

Analog Devices, Inc. Page 158 of 420



11.10.3 Using Comparator 0 as a Wake-Up Source

After configuring Comparator 0, configure it as a wake-up source from *SLEEP*, *LPM*, *UPM*, *STANDBY*, and *BACKUP* by performing the following steps:

- 1. Enable comparator wake-up events by setting GCR_PM.aincomp_we to 1.
- 2. Enable comparator 0 as a wake-up source by setting PWRSEQ_LPPWST.comp0 to 1.
- If desired, provide an interrupt handler for the comparators (LPCMP_IRQn).

After the device exits a low-power mode, determine if the wake-up event resulted from comparator 0 by checking the PWRSEQ_LPPWST.comp0 and the MCR_CMP_CTRL.if. Wake-up events generated by comparator 0 from STANDBY and BACKUP mode result in the PWRSEQ_LPPWST.comp0 bit being set. Write 1 to clear the PWRSEQ_LPPWST.comp0 bit and the MCR_CMP_CTRL.if bit.

11.10.4 Using Low-Power Comparators 1, 2, and 3 as a Wake-Up Source

Wake up from the low-power comparators, *LPCMPn*, by setting *PWRSEQ_LPPWST.aincomp0* bit to 1. If any of the three low-power comparators (*LPCMPn*) cause the device to wake up, the specific comparator's interrupt flag is set to 1. Inspection of each comparator's interrupt flag identifies which comparator resulted in the wake-up event. See *LPCMPn.if* for details.

Enable wake-up events from the low-power comparators by setting the *GCR_PM.aincomp_we* field to 1. If a comparator event occurs and wakes the device from a low-power operating mode, the *PWRSEQ_LPPWST.aincomp0* field is set to 1. Clear the comparator wake-up status flag by writing 1 to *PWRSEQ_LPPWST.aincomp0*.

Note: Comparator 0, if enabled, wakes the device from SLEEP, LPM, UPM, STANDBY, and BACKUP. If enabled, comparators 1, 2, and 3 wake the device from SLEEP, LPM, and UPM.

11.11 ADC Registers

See *Table 3-3* for the base address of this peripheral/module. See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Offset	Name	Description			
[0x0000]	ADC_CTRL	DC Control Register			
[0x0004]	ADC_STATUS	DC Status Register			
[0x0008]	ADC_DATA	DC Output Data Register			
[0x000C]	ADC_INTR	ADC Interrupt Control Register			
[0x0010]	ADC_LIMIT0	ADC Limit 0 Register			
[0x0014]	ADC_LIMIT1	ADC Limit 1 Register			
[0x0018]	ADC_LIMIT2	ADC Limit 2 Register			
[0x001C]	ADC_LIMIT3	ADC Limit 3 Register			

11.11.1 ADC Register Details

Table 11-6: ADC Control Register

ADC Control				ADC_CTRL	[0x0000]
Bits	Field	Access	Reset	Description	
31:21	-	RO	0x050	Reserved	

Analog Devices, Inc. Page 159 of 420



ADC Con	trol			ADC_CTR	L	[0x0000]				
Bits	Field	Access	Reset	Description						
20	data_align	R/W	0	ADC Data Alignm	ent					
				This field selects the alignment of the 16-bit data conversion stored in the ADC_DATA register.						
					0: Data is LSB justified in the 16-bit <i>ADC_DATA</i> register. <i>ADC_DATA</i> [15:10] = 0. 1: Data is MSB justified in the 16-bit <i>ADC_DATA</i> register. <i>ADC_DATA</i> [5:0] = 0.					
19	-	RO	0	Reserved						
18:17	adc_divsel	R/W	0	External Input Sc	ale					
					al inputs AINO-AIN	7. All eight of the external inputs ar	re scaled by the			
				same value						
				0: No scaling. 1: Divide by 2						
				2: Divide by 3						
		- 6		3: Divide by 4						
16:12	ch_sel	R/W	0	ADC Channel Sele		ext ADC conversion.				
				Selects the active			1			
				ch_sel	ADC Inpu Channel	lnput				
				0x00		AINO	-			
					0					
				0x01	1	AIN1				
				0x02	2	AIN2	<u> </u>			
				0x03	3	AIN3	<u> </u>			
				0x04	4	AIN4				
				0x05	5	AIN5				
				0x06	6	AIN6				
				0x07	7	AIN7				
				0x08	8	V_{COREA}				
				0x09	9	V _{COREB}				
				0x0A	10	V _{RXOUT}				
				0x0B	11	V _{TXOUT}				
				0x0C	12	V_{DDA}				
				0x0D	13	Reserved				
				0x0E	14	$\frac{V_{DDIO}}{4}$				
				0x0F	15	$\frac{V_{DDIOH}}{4}$				
				0x10	16	$rac{V_{REGI}}{4}$				
				0x11 - 0x1F	Reserved	Reserved				
11	clk_en	R/W	0	ADC Clock Enable						
				0: Disabled 1: Enabled						
10	-	RO	0	Reserved						

Analog Devices, Inc. Page 160 of 420



ADC Con	trol			ADC_CTRL	[0x0000]		
Bits	Field	Access	Reset	Description			
9	scale	R/W	0	ADC Input Scale			
				This field scales the ADC input by 50 percent.			
				0: ADC input is not scaled 1: ADC input is scaled by ½.			
				Note: See Data Conversion Output	Alignment for valid settings for each ADC input.		
8	ref_scale	R/W	0	Reference Scale			
				This field scales the internal bandga	ap reference by 50 percent.		
				0: Internal bandgap reference is r 1: Internal bandgap reference is s			
				Note: See Data Conversion Output	Alignment for valid settings for each ADC input		
7:5	-	RO	0	Reserved			
4	ref_sel	R/W	0	ADC Reference Select			
				0: Internal bandgap reference is ι 1: V _{DDA} ÷ 2 is used for the ADC ref			
3	refbuf_pwr	R/W	0	Reference Buffer Power Enable			
				0: Disabled			
_		_	_	1: Enabled			
2	-	RO	0	Reserved			
1	pwr	R/W	0	ADC Power Enable			
				Set this field to 1 to enable power t	to the ADC peripheral.		
				0: Disabled 1: Enabled			
0	start	R/W	0	Start ADC Conversion			
					onversion. When the conversion is complete, the to 0, indicating the conversion is complete.		
				0: ADC inactive or data conversio 1: Start ADC conversion. The field	n complete. I remains set until the conversion completes.		

Table 11-7: ADC Status Register

ADC Sta	tus			ADC_STATUS	[0x0004]			
Bits	Field	Access	Reset	Description				
31:4	-	RO	0	Reserved				
3	overflow	RO	0	ADC Overflow Flag 0: No overflow on the last conversion 1: Overflow on the last conversion				
2	afe_pwr_up_active	RO	0	ADC Power-Up State This field is set to 1 when the ADC charge pump is powering up. 0: AFE is not in power-up delay. 1: AFE is currently in the power-up delay state.				
1	-	RO	0	Reserved				
0	active	RO	0	ADC Conversion in Progress 0: ADC is idle 1: ADC conversion is in progres	is			

Analog Devices, Inc. Page 161 of 420



Table 11-8: ADC Data Register

ADC Data				ADC_DATA	[0x0008]		
Bits	Field	Access	Reset	Description			
15:0	data	RO	0	0 ADC Data This field holds the ADC conversion output data. See <i>Table 11-3</i> for details.			

Table 11-9: ADC Interrupt Control Register

ADC Inte	errupt Control			ADC_INTR	[0x000C]	
Bits	Field	Access	Reset	Description		
31:23	-	RO	0	Reserved		
22	pending	RO	0	ADC Interrupt Pending		
				0: No ADC interrupt pending.		
				1: At least one ADC interrupt is bit is set.	s pending, and the corresponding interrupt enable	
21	-	RO	0	Reserved		
20	overflow_if	R/W1C	0	ADC Overflow Interrupt Flag		
	_			1: The last conversion resulted	in an overflow	
19	lo_limit_if	R/W1C	0	ADC Low Limit Interrupt Flag		
				1: The last conversion resulted	in a low-limit condition for one of the limit	
				registers.		
18	hi_limit_if	R/W1C	0	ADC High Limit Interrupt Flag		
					in a high-limit condition for one of the limit	
17	und wander if	D/W/1C	0	registers.		
17	ref_ready_if	R/W1C	0	ADC Reference Ready Interrupt	riag	
				0: Not Ready 1: Ready.		
16	done if	R/W1C	0	ADC Conversion Complete Inter	rupt Flag	
	_			Set by the ADC hardware when a	an ADC conversion is complete.	
				1: ADC conversion complete		
15:5	-	RO	0	Reserved		
4	overflow_ie	R/W	0	ADC Overflow Interrupt Enable		
				0: Disabled.		
				· · · · · · · · · · · · · · · · · · ·	when the hardware sets ADC_INTR.overflow_if.	
3	lo_limit_ie	R/W	0	ADC Low Limit Interrupt Enable		
				0: Disabled.	when the benchmark and ADC MITD Is limit if	
2	1 . 1	5 /14/	_	·	when the hardware sets the ADC_INTR.lo_limit_if.	
2	hi_limit_ie	R/W	0	ADC High Limit Interrupt Enable		
				0: Disabled. 1: Enables interrupt assertion when the hardware sets ADC_INTR.lo_limit_if.		
1	ref_ready_ie	R/W	0	ADC Reference Ready Interrupt Enable		
_	101_10007_10	1,7,77		0: Disabled.		
				1: Enables interrupt assertion when the hardware sets ADC_INTR.ref_ready_if.		
0	done_ie	R/W	0	ADC Conversion Complete		
				0: Disabled.		
				1: Enables interrupt assertion v	when the hardware sets ADC_INTR.done_if.	

Analog Devices, Inc. Page 162 of 420



Table 11-10: ADC Limit 0 to 3 Registers

ADC Lim	it 0			ADC_LIMIT0	[0x0010]	
ADC Limit 1				ADC_LIMIT1	[0x0014]	
ADC Limit 2						
				ADC_LIMIT2	[0x0018]	
ADC Lim				ADC_LIMIT3	[0x001C]	
Bits	Field	Access	Reset	Description		
31	-	RO	0	Reserved		
30	ch_hi_limit_en	R/W	0	High Limit Monitoring Enable		
				If set, then an ADC conversion the field generates an ADC interrupt enabled (ADC_INTR.hi_limit_ie =	,	
				1: The high-limit comparison fo 0: The high-limit comparison is	_	
29	ch_lo_limit_en	R/W	0	Low Limit Monitoring Enable		
				If set, then an ADC conversion that results in a value less than the ch_hi_limit field generates an ADC interrupt if the ADC low-limit interrupt is enabled (ADC_INTR.lo_limit_ie = 1).		
				1: The low-limit comparison fo 0: The low-limit comparison is	_	
28:24	ch_sel	R/W	0	ADC Channel for Limit Monitoria	ng	
				This field sets the ADC input char ADC_CTRL.ch_sel for valid values	nnel for high- and low-limit thresholds. See s for this field.	
23:22	-	RO	0	Reserved		
21:12	ch_hi_limit	R/W	0x3FF	High Limit Threshold		
				compared against any ADC conve	nigh-limit comparisons. This field is a 10-bit value ersion on the channel set in the <i>ch_sel</i> field. ADC ld are over threshold and can result in interrupt eld is set.	
				Valid values for this field are 0x0	00 to 0x3FF.	
11:10	-	RO	0	Reserved		
9:0	ch_lo_limit	R/W	0	Low Limit Threshold This field sets the threshold for low-limit comparisons. This field is a 10-bit value compared against any ADC conversion on the channel set in the <i>ch_sel</i> field. ADC conversions less than this field are under threshold and can result in interrupt assertion if the <i>ch_lo_limit_en</i> field is set. Valid values for this field are 0x000 to 0x3FF.		

11.12 Low-Power Comparator Registers

See *Table 3-3* for the base address of this peripheral/module. See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Table 11-11: Low-Power Comparator Registers Summary

Offset	Name	Description	
[0x0000]	LPCMP1	ow-Power Comparator 1 Register	
[0x0004]	LPCMP2	Low-Power Comparator 2 Register	
[8000x0]	LPCMP3	Low-Power Comparator 3 Register	

Analog Devices, Inc. Page 163 of 420



Analog Devices, Inc. Page 164 of 420



11.12.1 Low-Power Comparator Register Details

Table 11-12: Low-Power Comparator n Registers

Low-Pov	ver Comparator 1			LPCMP1	[0x0000]		
Low-Pov	ver Comparator 2			LPCMP2	[0x0004]		
Low-Pov	ver Comparator 3			LPCMP3 [0x0008]			
Bits	Field	Access	Reset	pt Description			
31:16	-	RO	0	Reserved			
15	if	R/W1C	0	Low-Power Comparator n Intern	rupt Flag		
				This field is set to 1 by hardware active state, as set using the <i>pol</i>	when the comparator output changes to the field. Write 1 to clear this flag.		
				0: No interrupt 1: Interrupt occurred			
14	out	RO	*	Low-Power Comparator n Outpo	ut		
				This field is the comparator's out	tput state.		
				0: Output low. 1: Output high.			
13:7	-	RO	0	Reserved			
6	int_en	R/W	0	Low-Power Comparator n Intern	rupt Enable		
				Set this field to 1 to enable the in	nterrupt for the low-power comparator.		
				0: Disabled 1: Enabled			
5	pol	R/W	0	Comparator n Interrupt Polarity	Select		
				Set this field to select the polarit low-power comparator interrupt	ry of the output change that generates a t.		
				O: Interrupt occurs from a transition from low to high. 1: Interrupt occurs from a transition from high to low.			
4:1	-	RO	0	Reserved			
0	en	R/W	0	Low-Power Comparator n Enable			
				Set this field to 1 to enable the comparator			
				0: Disabled 1: Enable			

Analog Devices, Inc. Page 165 of 420



12. Universal Asynchronous Receiver/Transmitter (UART)

The universal asynchronous receiver/transmitter (UART) and the low-power universal asynchronous receiver/transmitter (LPUART) interfaces communicate with external devices using industry-standard serial communications protocols. The UARTs are full-duplex serial ports. Each UART instance is independently configurable unless using a shared external clock source.

The LPUART is a special version of the peripheral that can receive characters at up to 9600 baud while in low-power modes. Hardware loads valid received characters into the receive FIFO and wakes the device when an enabled interrupt condition occurs.

The peripheral provides the following features:

- Flexible baud rate generation up to 12.5Mbps for UART
- Programmable character size of 5-bits to 8-bits
- Stop bit settings of 1, 1.5, or 2-bits
- Parity settings of even, odd, mark (always 1), space (always 0), and no parity
- Automatic parity error detection with selectable parity bias
- · Automatic frame error detection.
- Separate 8-byte transmit and receive FIFOs.
- Flexible interrupt conditions.
- Hardware flow control (HFC) using ready-to-send (RTS) and clear-to-send (CTS) pins.
- Separate DMA channels for transmit and receive.
 - DMA support is available in ACTIVE and SLEEP.

The LPUART instance provides these additional features:


- Baud rate support for up to 1.85Mbps in ACTIVE
- Receive characters in SLEEP, LPM, and UPM at up to 9600 baud.
- Fractional baud rate divisor improves baud rate accuracy for 9600 and lower baud rates.
- Wake up from low-power modes to ACTIVE on multiple receive FIFO conditions.

Figure 12-1 shows a high-level diagram of the UART peripheral.

Analog Devices, Inc. Page 166 of 420



Figure 12-1: UART Block Diagram



Note: See Table 12-1 for the clock options supported by each UART instance.

12.1 Instances

Instances of the peripheral are shown in *Table 12-1*. The standard UARTs and the LPUARTs are functionally similar; they are referred to as UART for common functionality. The LPUART instance supports fractional division mode (FDM) and is referenced as LPUART for feature-specific options.

Table 12-1: MAX78000 UART/LPUART Instances

Instance	Register Access	LPUART	Power	ower Clock Option				Hardware Flow	Transmit FIFO	Receive FIFO
ilistance	Name	2. 07	Modes	0	1	2	3	Control	Depth	Depth
UART0	UART0	No	ACTIVE SLEEP	PCLK	-	IBRO	ı	Yes		
UART1	UART1									
UART2	UART2									0
LPUART0	UART3	Yes	ACTIVE SLEEP LPM UPM	-	-	IBRO	ERTCO	No	8	8

12.2 DMA

Each UART instance supports DMA for both transmit and receive; separate DMA channels can be connected to the receive and transmit FIFOs.

Analog Devices, Inc. Page 167 of 420



The UART DMA channels are configured using the UART DMA configuration register, *UARTn_DMA*. Enable the receive FIFO DMA channel by setting *UARTn_DMA.rx_en* to 1 and enable the transmit FIFO DMA channel by setting *UARTn_DMA.tx_en* to 1. DMA transfers are automatically triggered by the hardware based on the number of bytes in the receive FIFO and transmit FIFO.


When DMA is enabled, the following describes the behavior of the DMA requests:

- A receive DMA request is asserted when the number of bytes in the receive FIFO transitions to be greater than or
 equal to the receive FIFO threshold.
- A transmit DMA request is asserted when the number of bytes in the transmit FIFO transitions to be less than the transmit FIFO threshold.

12.3 UART Frame

Figure 12-2 shows the UART frame structure. Character sizes of 5 to 8 bits are configurable through the UARTn_CTRL.char_size field. Stop bits are configurable as 1 or 1.5 bits for 5-character frames and 1 or 2 stop bits for 6, 7, or 8-character frames. Parity support includes even, odd, mark, space, and none.

Figure 12-2: UART Frame Structure



12.4 FIFOs

Separate receive and transmit FIFOs are provided. The FIFOs are both accessed through the same *UARTn_FIFO.data* field. The current level of the transmit FIFO is read from the *UARTn_STATUS.tx_IvI* field. The current level of the receive FIFO is read from the *UARTn_STATUS.rx_IvI* field. Data for character sizes less than 7 bits are right justified

12.4.1 Transmit FIFO Operation

Writing data to the *UARTn_FIFO.data* field increments the transmit FIFO pointer, *UARTn_STATUS.tx_IvI*, and loads the data into the transmit FIFO. The *UARTn_TXPEEK.data* register provides a feature that allows the software to "peek" at the current value of the write-only transmit FIFO without changing the *UARTn_STATUS.tx_IvI*. Writes to the transmit FIFO are ignored while *UARTn_STATUS.tx_IvI* = C_TX_FIFO_DEPTH.

Analog Devices, Inc. Page 168 of 420



12.4.2 Receive FIFO Operation

Reads of the *UARTn_FIFO.data* field return the character values in the receive FIFO and decrement the *UARTn_STATUS.rx_IvI*. An overrun event occurs if a valid frame, including parity, is detected while *UARTn_STATUS.rx_IvI* = C RX FIFO DEPTH. When an overrun event occurs, the data is discarded by hardware.

A parity error event indicates that the value read from UARTn_FIFO.data contains a parity error.

12.4.3 Flushing


The FIFOs are flushed on the following conditions:

- Setting the UARTn CTRL.rx flush field to 1 flushes the receive FIFO by setting its pointer to 0.
- Setting the <u>UARTn_CTRL.tx_flush</u> field to 1 flushes the transmit FIFO by setting its pointer to 0.
- Flush the FIFOs by setting the GCR_RSTO.uart0, GCR_RSTO.uart1, or GCR_RSTO.uart2 field to 1

12.5 Interrupt Events

The peripheral generates interrupts for the events shown in *Table 12-2*. Unless noted otherwise, each instance has its own set of interrupts and higher-level flag and enable fields, as shown in *Table 12-2*.

Figure 12-3: UART Interrupt Functional Diagram



Some activities may cause more than one event, setting one or more event flags. An event interrupt occurs if the corresponding interrupt enable is set. The interrupt flags, when set, must be cleared by the software by writing 1 to the corresponding interrupt flag field.

Table 12-2: MAX78000 Interrupt Events

Event	Interrupt Flag	Interrupt Enable
Frame Error	UARTn_INT_FL.rx_ferr	UARTn_INT_EN.rx_ferr
Parity Error	UARTn_INT_FL.rx_par	UARTn_INT_EN.rx_par
CTS Signal Change	UARTn_INT_FL.cts_ev	UARTn_INT_EN.cts_ev
Receive FIFO Overrun	UARTn_INT_FL.rx_ov	UARTn_INT_EN.rx_ov
Receive FIFO Threshold	UARTn_INT_FL.rx_thd	UARTn_INT_EN.rx_thd
Transmit FIFO Half- Empty	UARTn_INT_FL.tx_he	UARTn_INT_EN.tx_he

12.5.1 Frame Error

A frame error is generated when the UART sampling circuitry detects an invalid bit. As shown in *Figure 12-4*, each bit is sampled three times and can generate a frame error on the start bit, stop bit, data bits, and optionally the parity bit. When a frame error occurs, the data is discarded.

Analog Devices, Inc. Page 169 of 420



The frame error criteria are different based on the following:

- Standard UART and LPUART with FDM disabled:
 - The start bit is sampled 3 times, and all samples must be 0, or a frame error is generated.
 - Each data bit is sampled, and 2 of the 3 samples must match, or a frame error is generated.
 - If parity is enabled, the parity bit is sampled 3 times, and all samples must match, or a frame error is generated.
 - The stop bit is sampled 3 times, and all samples must be 1, or a frame error is generated.
 - See *Table 12-3* for details.
- LPUART with FDM enabled (UARTn_CTRL.fdm = 1) and data/parity edge detect enabled (UARTn_CTRL.dpfe_en = 1):
 - The start bit is sampled 3 times, and all samples must be 0, or a frame error is generated.
 - Each data bit is sampled 3 times, and all samples must match, or a frame error is generated.
 - If parity is enabled, the parity bit is sampled 3 times, and all samples must match, or a frame error is generated.
 - The stop bit is sampled 3 times, and all samples must be 1, or a frame error is generated.
 - See *Table 12-4* for details.

Table 12-3: Frame Error Detection for Standard UARTs and LPUART

UARTn_CTRLpar_en	UARTn_CTRL .par_md	UARTn_CTRL .par_eo	Start Samples	Data Samples	Parity Samples	Stop Samples	
0	N/A	N/A			Not Present		
	0	0		3/3 = 1 if even number "1" 3/3 = 0 if odd number "0"			
1	0	1	3 of 3 must be 0	2/3 must match	3/3 = 1 if odd number "1" 3/3 = 0 if even number "0"	3 of 3 must be 1	
	1	0	must be o		3/3 = 1 if even number "0" 3/3 = 0 if odd number "1"		
	1	1			3/3 = 1 if odd number "0" 3/3 = 0 if even number "1"		

Table 12-4: Frame Error Detection for LPUARTs with UARTn_CTRL.fdm = 1 and UARTn_CTRL.dpfe_en = 1

UARTn_CTRLpar_en	UARTn_CTRL .par_md	UARTn_CTRL .par_eo	Start Samples	Data Samples	Parity Samples	Stop Samples	
0	N/A	N/A			Not Present		
	0	0			3 of 3 = 1 if even number of 1s 3 of 3 = 0 if odd number 0s		
1	0	1	3 of 3 must be 0		3 of 3 = 1 if odd number 1s 3 of 3 = 0 if even number 0s	3 of 3 must be 1	
1	1	0	mase see s		3 of 3 = 1 if even number 0s 3 of 3 = 0 if odd number 1s		
	1	1			3 of 3 = 1 if odd number 0s 3 of 3 = 0 if even number 1s		

Analog Devices, Inc. Page 170 of 420



12.5.2 Parity Error

Set *UARTn_CTRL.par_en* = 0 to enable parity checking of the received frame. If the calculated parity does not match the parity bit, then the corresponding interrupt flag is set. The data received is saved to the receive FIFO when a parity error occurs.

12.5.3 CTS Signal Change

A CTS signal change condition occurs if HFC is enabled, the UART baud clock is enabled, and the CTS pin changes state.

12.5.4 Overrun

An overrun condition occurs if a valid frame is received when the receive FIFO is full. The interrupt flag is set at the end of the stop bit, and the frame is discarded.

12.5.5 Receive FIFO Threshold

A receive FIFO threshold event occurs when a valid frame is received that causes the number of bytes to exceed the configured receive FIFO threshold *UARTn_CTRL.rx_thd_val*.

12.5.6 Transmit FIFO Half-Empty

The transmit FIFO half-empty event occurs when *UARTn_STATUS.tx_lvl* transitions from more than half-full to half-empty, as shown in *Equation 12-1*.

Note: When this condition occurs, verify the number of bytes in the transmit FIFO (UARTn_STATUS.tx_IvI) before re-filling.

Equation 12-1: UART Transmit FIFO Half-Empty Condition

$$\left(\frac{C_TX_FIFO_DEPTH}{2} + 1\right) \xrightarrow{Transistions\ from} \left(\frac{C_TX_FIFO_DEPTH}{2}\right)$$

12.6 LPUART Wakeup Events

LPUART instances can receive characters while in the low-power modes listed in *Table 12-1*. If enabled, each of the receive FIFO conditions shown in *Table 12-5* wakes the device, exits the low-power mode, and returns the device to *ACTIVE*.

Unlike interrupts, wake-up activity is based on a condition, not an event. As long as the condition is true and the wake-up enable field is set to 1, the wake-up flag remains set.

Table 12-5: MAX78000 Wakeup Events

Receive FIFO Condition	Wake-Up Flag UARTn_WKFL	Wake-Up Enable UARTn_WKEN	Low-Power Peripheral Wake-Up Flag	Low-Power Peripheral Wake-Up Enable	Low-Power Clock Disable	
Threshold	rx_thd	rx_thd				
Full	rx_full	rx_full	PWRSEQ_LPPWST.uart3	PWRSEQuart3	LPGCR_PCLKDIS.uart3	
Not Empty	rx_ne	rx_ne				

12.6.1 Receive FIFO Threshold

This condition persists while $UARTn_STATUS.rx_lvl \ge UARTn_CTRL.rx_thd_val$.

12.6.2 Receive FIFO Full

This condition persists while $UARTn_STATUS.rx_lvl \ge C_RX_FIFO_DEPTH$.

Analog Devices, Inc. Page 171 of 420



12.6.3 Receive Not Empty

This condition persists while *UARTn_STATUS.rx_lvl* > 0.

12.7 Inactive State


The following conditions result in the UART being inactive:

- When *UARTn_CTRL.bclken* = 0
- After setting UARTn CTRL.bclken to 1 until UARTn CTRL.bclkrdy = 1
- Any write to the UARTn_CLKDIV.clkdiv field while UARTn_CTRL.bclken = 1
- Any write to the <u>UARTn_OSR.osr</u> field when <u>UARTn_CTRL.bclken</u> = 1

12.8 Receive Sampling

Each bit of a frame is oversampled to improve noise immunity. The oversampling rate (OSR) is configurable with the *UARTn_OSR.osr* field. In most cases, the bit is evaluated based on three samples at the midpoint of each bit time, as shown in *Figure 12-4*.

Figure 12-4: Oversampling Example



Whenever *UARTn_CLKDIV.clkdiv* < 0x10 (i.e., division rate less than 8.0), OSR is not used, and the oversampling rate is adjusted to full sampling by the hardware. In full sampling, the receive input is sampled on every clock cycle regardless of the OSR setting.

Note: For 9600 baud low-power operation, the dual-edge sampling mode must be enabled (UARTn_CTRL.desm = 1).

12.9 Baud Rate Generation

The baud rate is determined by the selected UART clock source and the value of the clock divisor. Multiple clock sources are available for each UART instance. See *Table 12-1* for available clock sources.

Note: Changing the clock source should only be done between data transfers to avoid corrupting an ongoing data transfer.


12.9.1 UART Clock Sources

Standard UART instances operate only in *ACTIVE* and *SLEEP*. Standard UART instances can only wake the device from *SLEEP*. Figure 12-5 shows the baud rate generation path for standard UARTs.

Analog Devices, Inc. Page 172 of 420




Figure 12-5: UART Baud Rate Generation



12.9.2 LPUART Clock Sources

LPUART instances support FDM and are configurable for operation at 9600 and lower baud rates for operation in *SLEEP*, *LPM*, and *UPM*. Operation in *LPM* and *UPM* requires the use of the *ERTCO* as the baud rate clock source. The *ERTCO* can be configured to remain active in *LPM* and *UPM*, allowing the LPUART to receive data and serve as a wake-up source while power consumption is at a minimum.

Figure 12-6: LPUART Timing Generation



12.9.3 Baud Rate Calculation

The transmit and receive circuits share a common baud rate clock, the selected UART clock source divided by the clock divisor. Instances that support FDM offer a 0.5 fractional clock division when enabled by setting $UARTn_CTRL.fdm = 1$. This allows for greater accuracy when operating at low baud rates and finer granularity for the oversampling rate.

Use the following formula to calculate the *UARTn_CLKDIV.clkdiv* value based on the clock source, desired baud rate, and integer or fractional divisor.

Equation 12-2: UART Clock Divisor Formula

$$UARTn_CTRL. fdm = 0:$$

$$UARTn_CLKDIV. clkdiv = INT \left[\frac{UART \ Clock}{Baud \ Rate} \right]$$

Analog Devices, Inc. Page 173 of 420



Equation 12-3: LPUART Clock Divisor Formula for UARTn CTRL.fdm = 1

$$UARTn_CTRL. fdm = 1:$$

$$UARTn_CLKDIV. clkdiv = INT \left[\frac{UART \ Clock}{Baud \ Rate} \times 2 \right]$$

For example, in a case where the UART clock is 50MHz, and the target baud rate is 115,200 bps:

• When
$$UARTn_CTRL.fdm = 0$$
, $UARTn_CLKDIV.clkdiv = \left(\frac{50,000000}{115,200}\right) = 434$

• When
$$UARTn_CTRL.fdm = 1$$
, $UARTn_CLKDIV.clkdiv = \left(\frac{50,000,000}{115,200}\right) \times 2 = 434.03 \times 2 = 868$

12.9.4 Low-Power Mode Operation of LPUARTs for 9600 Baud and Below

LPUART instances can configure the receiver for 9600 and lower baud rates and enable the LPUART in the low-power modes *SLEEP, LPM,* and *UPM*. Receipt of a valid frame loads the receive FIFO and increments *UARTn_STATUS.rx_lvl.* If a wake-up event, shown in *Table 12-5*, is enabled, the device exits the current low-power mode and returns to *ACTIVE* if the wake-up event occurs. See section *Baud Rate Calculation* and *Equation 12-3* for details on setting the baud rate for LPUART instances with *UARTn_CTRL.fdm* set to 1.

Table 12-6: LPUART Low Baud Rate Generation Examples (UARTn_CTRL.fdm = 1)

Clock Source	BAUD (bits/s)	Ratio (Clock/BAUD)	Calculated UARTn_CLKDIV.clkdiv	Error	UARTn_OSR.osr
	9,600	3.413	7	-2.5%	N/A (1×)
	7,200	4.551	9	+1.1%	N/A (1×)
	4,800	6.827	14	-2.5%	N/A (1×)
	2,400	13.653	27	+1.1%	0: 8× 1: 12×
ERTCO	1,800	18.204	36	+1.1%	0: 8× 1: 12× 2: 16×
	1,200	27.307	54	+1.1%	0: 8× 1: 12× 2: 16× 3: 20× 4: 24×

Analog Devices, Inc. Page 174 of 420

EXTERNAL UART



12.9.4.1 Configuring an LPUART for Low-Power Modes of Operation

Use the following procedure to receive characters at 9600 or lower baud rates while in low-power modes:


- 1. Clear *UARTn_CTRL.bclken* = 0 to disable the baud clock. The hardware immediately clears *UARTn_CTRL.bclkrdy* to 0.
- 2. Set PWRSEQ_LPCN.x32ken= 1 to ensure the 32kHz clock source remains active in LPM and UPM modes.
- 3. Ensure *UARTn_CTRL.ucagm* = 1.
- 4. Configure *UARTn CTRL.bclksrc* to select the *ERTCO*.
- 5. Set *UARTn_CTRL.fdm* to 1 to enable FDM.
- 6. Set UARTn_CLKDIV.clkdiv to the calculated clock divisor shown in Table 12-6 for the required baud rate.
- 7. Set *UARTn CTRL.desm* to 1 to enable receive dual-edge sampling mode.
- 8. Choose the desired wake-up conditions from *Table 12-5*.
 - a. Clear any of the wake-up conditions chosen if currently active in the UARTN WKFL register.
 - b. Enable the wake-up condition; set the wake-up field to 1 in the UARTn_WKEN register.
- 9. Set the *UARTn CTRL.bclken* field to 1 to enable the baud clock.
- 10. Poll the UARTn_CTRL.bclkrdy field until it reads 1.
- 11. Enter the desired low-power mode.


12.10 Hardware Flow Control

The optional HFC uses two additional pins, CTS and RTS, as a handshaking protocol to manage UART communications. For full-duplex operation, the RTS output pin on the peripheral is connected to the CTS input pin on the external UART, and the CTS input pin on the peripheral is connected to the RTS output pin on the external UART, as shown in *Figure 12-7*.

UART PERIPHERAL

Figure 12-7: Hardware Flow Control Physical Connection





EXTERNAL UART RECEIVE

EXTERNAL UART TRANSMIT

In HFC operation, a UART transmitter waits for the external device to assert its CTS pin. When CTS is asserted, the UART transmitter sends data to the external device. The external device keeps CTS asserted until it cannot receive additional data, typically because the external device's receive FIFO is full. The external device then deasserts CTS until the device can receive more data. The external device then asserts CTS again, allowing additional data to be sent.

Hardware flow control can be fully automated by the peripheral hardware or by software through direct monitoring of the CTS input signal and control of the RTS output signal.

Analog Devices, Inc. Page 175 of 420



12.10.1 Automated HFC


Setting *UARTn_CTRL.hfc_en* = 1 enables automated HFC. When automated HFC is enabled, the hardware manages the CTS and RTS signals. The deassertion of the RTS signal is configurable using the *UARTn_CTRL.rtsdc* field:

- UARTn_CTRL.rtsdc = 0: Deassert RTS when UARTn_STATUS.rx_lvl = C_RX_FIFO_DEPTH
- UARTn_CTRL.rtsdc = 1: Deassert RTS while UARTn_STATUS.rx_lvl ≥= UARTn_CTRL.rx_thd_val

The transmitter continues to send data as long as the CTS signal is asserted and there is data in the transmit FIFO. If the receiver de-asserts the CTS pin, the transmitter finishes the transmission of the current character and then waits until the CTS pin state is asserted before continuing transmission. *Figure 12-8* shows the state of the CTS pin during a transmission under automated HFC.

Automated HFC does not generate interrupt events related to the state of the transmit FIFO or the receive FIFO. The software must handle FIFO management. See *Interrupt Events* for additional information.

Figure 12-8: Hardware Flow Control Signaling for Transmitting to an External Receiver



12.10.2 Application Controlled HFC

Application controlled HFC requires the software to manually control the RTS output pin and monitor the CTS input pin. Using application controlled HFC requires the automated HFC to be disabled by setting the *UARTn_CTRL.hfc_en* field to 1. Additionally, the software should enable CTS sampling (*UARTn_CTRL.cts_dis* = 0) if performing application controlled HFC.

12.10.2.1 RTC/CTS Handling for Application Controlled HFC

The software can manually monitor the CTS pin state by reading the field *UARTn_PNR.cts*. The software can manually set the state of the RTS output pin and read the current state of the RTS output pin using the field *UARTn_PNR.rts*. The software must manage the state of the RTS pin when performing application controlled HFC.

Interrupt support for CTS input signal change events is supported even when automated HFC is disabled. The software can enable the CTS interrupt event by setting the <a href="https://www.university.com/university.com

Analog Devices, Inc. Page 176 of 420



the hardware any time the CTS pin state changes. The software must clear this interrupt flag manually by writing 1 to the <code>UARTn_INT_FL.cts_ev</code> field.

Note: CTS pin state monitoring is disabled any time the UART baud clock is disabled (UARTn_CTRL.bclken = 0). The software must enable CTS pin monitoring by setting the field UARTn_CTRL.cts_dis to 0 after enabling the baud clock if CTS pin state monitoring is required.

Analog Devices, Inc. Page 177 of 420



12.11 Registers

See *Table 3-3* for the base address of this peripheral/module. If multiple instances of the peripheral are provided, each instance has its own independent set of the registers shown in *Table 12-7*. Register names for a specific instance are defined by replacing "n" with the instance number. As an example, a register PERIPHERALn_CTRL resolves to PERIPHERALO_CTRL and PERIPHERAL1_CTRL for instances 0 and 1, respectively.

See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

All registers and fields apply to both UART and LPUART instances unless specified otherwise.

Table 12-7: UART/LPUART Register Summary

Offset	Register	Name
[0x0000]	UARTn_CTRL	UART Control Register
[0x0004]	UARTn_STATUS	UART Status Register
[0x0008]	UARTn_INT_EN	UART Interrupt Enable Register
[0x000C]	UARTn_INT_FL	UART Interrupt Flag Register
[0x0010]	UARTn_CLKDIV	UART Clock Divisor Register
[0x0014]	UARTn_OSR	UART Oversampling Control Register
[0x0018]	UARTn_TXPEEK	UART Transmit FIFO
[0x001C]	UARTn_PNR	UART Pin Control Register
[0x0020]	UARTn_FIFO	UART FIFO Data Register
[0x0030]	UARTn_DMA	UART DMA Control Register
[0x0034]	UARTn_WKEN	UART Wakeup Interrupt Enable Register
[0x0038]	UARTn_WKFL	UART Wakeup Interrupt Flag Register

12.11.1 Register Details

Table 12-8: UART Control Register

UART Co	ntrol			UARTn_CTRL	[0x0000]			
Bits	Field	Access	Reset	Description				
31:23	ı	DNM	0	Reserved				
22	desm	R/W	0	Receive Dual Edge Sampling Mode				
				LPUART instances only. This field is reserved	in standard UART instances.			
				0: Sample receive input signal on clock rising edge only 1: Sample receive input signal on both rising and falling edges				
21	fdm	R/W	0	Fractional Division Mode				
				LPUART instances only. This field is reserved	in standard UART instances.			
				0: Baud rate divisor is an integer				
				1: Baud rate divisor supports 0.5 division r	esolution			
20	ucagm	R/W	0	UART Clock Auto Gating Mode				
				Note: Software must set this field to 1 for pr	oper operation.			
				0: No gating				
				1: UART clock is paused during transmit and receive idle states				
19	bclkrdy	R	0	Baud Clock Ready				
				0: Baud clock not ready				
				1: Baud clock ready				

Analog Devices, Inc. Page 178 of 420



UART Control				UARTn_CTRL	[0x0000]
Bits Field Access Reset				Description	
18 dpfe_en R/W 0			0	Data/Parity Bit Frame Error Detection Enable	
				LPUART instances only. This field is reserved	in standard UART instances.
				0: Disable. Do not detect frame errors on i	•
				1: Enable. Detect frame errors when received	ve changes at the center of a bit time.
17:16	bclksrc	R/W	0	Baud Clock Source	- // -0 - 6
				This field selects the baud clock source. See each UART instance.	Table 12-1 for available clock options for
				0: Clock option 0	
				1: Clock option 1 2: Clock option 2	
				3: Clock option 3	
15	bclken	R/W	0	Baud Clock Enable	
				0: Disabled	
				1: Enabled	
14	rtsdc	R	0	Hardware Flow Control RTS Deassert Condi	
				0: Deassert RTS when receive FIFO Level = 1: Deassert RTS while receive FIFO Level >:	
13	hfc_en	R/W	0	Hardware Flow Control Enable	o in in _eme.in_eme_var
	_			0: Disabled	
				1: Enabled	
12	stopbits	R/W	0	Number of Stop Bits	
				0: 1 stop bit 1: 1.5 stop bits (for 5-bit mode) or 2 stop b	oits (for 6-, 7-, and 8-bit mode)
11:10	char_size	R/W	0	Character Length	
				0: 5 bits	
				1: 6 bits 2: 7 bits	
				3: 8 bits	
9	rx_flush	W1	0	Receive FIFO Flush	
				Write 1 to flush the receive FIFO. This bit alv	vays reads 0.
				0: N/A	
_				1: Flush FIFO	
8	tx_flush	W1	0	Transmit FIFO Flush	liveria van de O
				Write 1 to flush the transmit FIFO. This bit al	iways reads o.
				0: N/A 1: Flush FIFO	
7	cts_dis	R/W	1	CTS Sampling Disable	
	_			0: Enabled	
				1: Disabled	
6	par_md	R/W	0	Parity Value Select	
				0: Parity calculation is based on 1 bits. (Ma 1: Parity calculation is based on 0 bits. (Spa	
5	par_eo	R/W	0	Parity Odd/Even Select	
				0: Even parity	
4		D ///		1: Odd parity	
4	par_en	R/W	0	Transmit Parity Generation Enable 0: Parity transmission disabled.	
				1: Parity transmission disabled. 1: Parity bit is calculated and transmitted a	after the last character bit.

Analog Devices, Inc. Page 179 of 420



UART Control				UARTn_CTRL	[0x0000]
Bits	Field	Access	Reset	Description	
3:0	rx_thd_val	R/W	0	Receive FIFO Threshold	
				Valid settings are from 1 to C_RX_FIFO_DEP 0: Reserved. 1: 1. 2: 2. 3: 3. 4: 4. 5: 5. 6: 6. 7: 7. 8: 8.	
				9 - 15: Reserved.	

Table 12-9: UART Status Register

RO	set	UARTn_STATUS Description Reserved Transmit FIFO Level This field returns the number of characters i 0 - 8: Number of bytes in the transmit FIFO 9 - 15: Reserved for Future Use	
RO)	Transmit FIFO Level This field returns the number of characters i 0 - 8: Number of bytes in the transmit FIFO	
		This field returns the number of characters i 0 - 8: Number of bytes in the transmit FIFC	
RO	1	0 - 8: Number of bytes in the transmit FIFC	
RO	1		1
RO	<u> </u>	9 - 15: Reserved for Future Use	,
RO	1		
	,	Receive FIFO Level	
		This field returns the number of characters i	n the Receive FIFO.
		0 - 8: Number of bytes in the receive FIFO	
RO)	Transmit FIFO Full	
20			
RO	-	• •	
RO)		
		1: Full	
RO		Receive FIFO Empty	
		0: Not empty	
		1: Empty	
RO)	Reserved	
RO)	Receive Busy	
		0: UART is not receiving a character	
RO)	Transmit Busy	
		_	
R R	RO 1 RO 1 RO 1 RO 0	RO 1 RO 0 RO 1 RO 0 RO 0	0 - 8: Number of bytes in the receive FIFO 9 - 15: Reserved for Future Use RO 0 Transmit FIFO Full 0: Not full 1: Full RO 1 Transmit FIFO Empty 0: Not empty 1: Empty RO 0 Receive FIFO Full 0: Not full 1: Full RO 1 Receive FIFO Empty 0: Not empty 1: Empty RO 0 Receive FIFO Empty 0: Not empty 1: Empty RO 0 Reserved RO 0 Receive Busy 0: UART is not receiving a character 1: UART is receiving a character

Analog Devices, Inc. Page 180 of 420



Table 12-10: UART Interrupt Enable Register

UART Int	errupt Enable Re	gister		UARTn_INT_EN	[0x0008]
Bits	Name	Access	Reset	Description	
31:7	-	RO	0	Reserved	
6	tx_he	R/W	0	Transmit FIFO Half-Empty Event Interrupt E	nable
				0: Disabled	
				1: Enabled	
5	-	RO	0	Reserved	
4	rx_thd	R/W	0	Receive FIFO Threshold Event Interrupt Ena	ble
				0: Disabled	
				1: Enabled	
3	rx_ov	R/W	0	Receive FIFO Overrun Event Interrupt Enabl	le
				0: Disabled	
				1: Enabled	
2	cts_ev	R/W	0	CTS Signal Change Event Interrupt Enable	
				0: Disabled	
				1: Enabled	
1	rx_par	R/W	0	Receive Parity Event Interrupt Enable	
				0: Disabled	
				1: Enabled	
0	rx_ferr	R/W	0	Receive Frame Error Event Interrupt Enable	
				0: Disabled	
				1: Enabled	

Table 12-11: UART Interrupt Flag Register

_	-11. UANT IIILEIT	apt mag me	1	Г	
UART Int	errupt Flag			UARTn_INT_FL	[0x000C]
Bits	Name	Access	Reset	Description	
31:7	ı	RO	0	Reserved	
6	tx_he	R/W1C	0	Transmit FIFO Half-Empty Interrupt Flag	
				0: Disabled 1: Enabled	
5	-	RO	0	Reserved	
4	rx_thd	R/W1C	0	Receive FIFO Threshold Interrupt Flag	
				0: Disabled 1: Enabled	
3	rx_ov	R/W1C	0	Receive FIFO Overrun Interrupt Flag	
				0: Disabled 1: Enabled	
2	cts_ev	R/W1C	0	CTS Signal Change Interrupt Flag	
				0: Disabled 1: Enabled	
1	rx_par	R/W1C	0	Receive Parity Error Interrupt Flag	
				0: Disabled 1: Enabled	
0	rx_ferr	R/W1C	0	Receive Frame Error Interrupt Flag	
				0: Disabled	
				1: Enabled	

Analog Devices, Inc. Page 181 of 420



Table 12-12: UART Clock Divisor Register

UART Clo	ock Divisor			UARTn_CLKDIV	[0x0010]	
Bits Name Access Reset				Description		
31:20	=	RO	0	Reserved		
19:0	clkdiv	R/W	0	Baud Rate Divisor This field sets the divisor used to generate tl LPUART instances, if UARTn_CTRL.fdm = 1, t	he fractional divisors are in increments of	
				0.5. The over-sampling rate must be no grea Rate Generation for information on how to		

Table 12-13: UART Oversampling Control Register

UART Ov	ersampling Co	ontrol		UARTn_OSR	[0x0014]
Bits	Name	Access	Reset	Description	
31:3	-	RO	0	Reserved	
2:0	osr	R/W	0	LPUART Over Sampling Rate	
				For LPUART instances with FDM enabled (UA	ARTn_CTRL.fdm = 1):
				0:8×	
				1: 12 ×	
				2: 16 ×	
				3: 20 ×	
				4: 24 ×	
				5: 28 ×	
				6: 32 ×	
				7: 36 ×	
				For LPUART instances with FDM disabled (U/	ARTn_CTRL.fdm = 0):
				0: 128 ×	
				1: 64 ×	
				2: 32 ×	
				3: 16 ×	
				4: 8 ×	
				5: 4 ×	
				6 - 7: Reserved for Future Use	

Table 12-14: UART Transmit FIFO Register

UART Transmit FIFO				UARTn_TXPEEK	[0x0018]		
Bits	Name	Access	Reset	set Description			
31:8	-	RO	0	Reserved			
7:0	data	RO	0	Transmit FIFO Data Read the transmit FIFO next data without af If there are no entries in the transmit FIFO, t Note: The parity bit is available from this field	his field reads 0.		

Table 12-15: UART Pin Control Register

UART Pin Control					UARTn_PNR [0x001C]		
Bits	Name	Access	Res	et	Description		
31:2	-	RO	0		Reserved		

Analog Devices, Inc. Page 182 of 420



UART Pir	UART Pin Control			UARTn_PNR	[0x001C]
Bits	Name	Access	Rese	t Description	
1	rts	R/W	1	RTS Pin Output State	
				0: RTS signal is driven to 0 1: RTS signal is driven to 1	
0	cts	RO	1	CTS Pin State This field returns the current sampled state 0: CTS state is 0 1: CTS state is 1	of the GPIO associated with the CTS signal.

Table 12-16: UART Data Register

UART Da	UART Data				UARTn_FIFO	[0x0020]		
Bits	Name	Access	Res	et	Description			
31:9	-	RO	0		Reserved			
8	rx_par	R	0		Receive FIFO Byte Parity If a parity error occurred during the reception of the character at the output end of the receive FIFO (this is returned by reading the UARTn_FIFO.data field), this bit reads 1, otherwise it reads 0. Note: If parity is disabled, this bit always reads 0.			
7:0	data	R/W	0		Transmit/Receive FIFO Data Writing to this field loads the next character is not full. Reading from this field returns the next character FIFO is not empty. If the receive FIFO For character widths less than 8, the unused is loaded, and the unused high bit(s) read 0 or	racter from the receive FIFO if the D is empty, 0 is returned by the hardware. I bit(s) are ignored when the transmit FIFO		

Table 12-17: UART DMA Register

	-17. OART DIV	g.ccc.				
UART DI	MA			UARTn_DMA [0x0030]		
Bits	Name	Access	Reset	Description		
31:10	-	RO	0	Reserved		
9	rx_en	0	0	Receive DMA Channel Enable 0: Disabled 1: Enabled		
8:5	rx_thd_val	0	0	Receive FIFO Level DMA Threshold If UARTn_STATUS.rx_IvI < UARTn_DMA.rx_tl interface sends a signal to the DMA indicatir receive FIFO to transfer to memory	—	
4	tx_en	R/W	0	Transmit DMA Channel Enable 0: Disabled 1: Enabled		
3:0	tx_thd_val	R/W	0	Transmit FIFO Level DMA Threshold If UARTn_STATUS.tx_IvI < UARTn_DMA.tx_tl signal to the DMA indicating that the UART t memory.	- · ·	

Analog Devices, Inc. Page 183 of 420



Table 12-18: UART Wakeup Enable

UART W	akeup Enable			UARTn_WKEN [0x0034]			
Bits	Name	Access	Reset	Description			
31:3	-	RO	0	Reserved			
2	rx_thd	R/W	0	Receive FIFO Threshold Wake-up Event Enable			
				0: Disabled			
				1: Enabled			
1	rx_full	R/W	0	Receive FIFO Full Wake-Up Event Enab	le		
				0: Disabled			
				1: Enabled			
0	rx_ne	R/W	0	Receive FIFO Not Empty Wake-Up Eve	nt Enable		
				0: Disabled			
				1: Enabled			

Table 12-19: UART Wakeup Flag Register

UART Wa	akeup Flag			UARTn_WKFL [0x0038]		
Bits	Name	Access	Reset	Description		
31:3	-	RO	0	Reserved		
2	rx_thd	R/W	0	Receive FIFO Threshold Wake-up Even	nt	
				0: Disabled 1: Enabled		
1	rx_full	R/W	0	Receive FIFO Full Wake-Up Event		
				0: Disabled 1: Enabled		
0	rx_ne	R/W	0	Receive FIFO Not Empty Wake-Up Eve	nt	
				0: Disabled 1: Enabled		

Analog Devices, Inc. Page 184 of 420



13. Serial Peripheral Interface (SPI)

The Serial Peripheral Interface (SPI) is a highly configurable, flexible, and efficient synchronous interface between multiple SPI devices on a single bus. The SPI bus uses a single clock signal, and single, dual, or quad data lines, and one or more slave select lines for communication with external SPI devices

The provided SPI ports support full-duplex, bi-direction I/O, and each SPI includes a bit rate generator (BRG) for generating the clock signal when operating in master mode. Each SPI port operates independently and requires minimal processor overhead. All instances of the SPI peripheral support both master and slave modes and support single master and multimaster networks.

Features include:


- Dedicated Bit Rate Generator for precision serial clock generation in Master Mode
 - Up to $\frac{f_{PCLK}}{2}$ for instances on the APB bus
 - Up to $\frac{f_{HCLK}}{2}$ for instances on the AHB bus
 - Programmable SCK duty cycle timing
- Full-duplex, synchronous communication of 2 to 16-bit characters
 - 1-bit and 9-bit characters are not supported
 - 2-bit and 10-bit characters do not support maximum clock speed. SPIn_CLKCTRL.clkdiv must be > 0
- 3-wire and 4-wire SPI operation for single-bit communication
- Single, dual, or quad I/O operation
- Byte-wide transmit and receive FIFOs with 32-byte depth
 - For character sizes greater than 8, each character uses 2 entries per character resulting in 16 entries for the transmit and receive FIFO
- Transmit and receive DMA support
- SPI modes 0, 1, 2, 3
- Configurable slave select lines
 - Programmable slave select level
- Programmable slave select timing with respect to SCK starting edge and ending edge
- · Multi-master mode fault detection

Figure 13-1 shows a high-level block diagram of the SPI peripheral. See *Table 13-1* for the peripheral-specific peripheral bus assignment and bit rate generator clock source.

Analog Devices, Inc. Page 185 of 420



Figure 13-1: SPI Block Diagram



13.1 **Instances**

There are two instances of the SPI peripheral, as shown in Table 13-1. Table 13-2 lists the locations of the SPI signals for each of the SPI instances.

Table 13-1: MAX78000 SPI Instances

		Forr	nats			Bit Rate Generator	Slave Select Signals
Instance	3-Wire	4-Wire	Dual	Quad	Hardware Bus	Clock Source Frequency	81-CTBGA
SPI0	Yes	Yes	Yes	Yes	АНВ	fsys_clк	3
SPI1	Yes	Yes	Yes	Yes	APB	$f_{ extsf{PCLK}}$	1

Note: Refer to the MAX78000 data sheet for each peripheral's definitive list of alternate function assignments.

Analog Devices, Inc. Page 186 of 420

^{*} The number of slave select signals can vary for each instance of the peripheral.
** The bus interface (APB or AHB) can vary for each instance of the peripheral.



Table 13-2: MAX78000 SPI Peripheral Pins

Instance	Signal Description	Alternate Function	Alternate Function Number	81 CTBGA
	SPI Clock	SPIO_SCK	AF1	P0.7
	Slave Select 0	SPIO_SSO	AF1	P0.4
	Slave Select 1	SPIO_SS1	AF2	P0.11
SPI0	Slave Select 2	SPIO_SS2	AF2	P0.10
3810	MOSI (SDIO0)	SPI0_MOSI	AF1	P0.5
	MISO (SDIO1)	SPI0_MISO	AF1	P0.6
	SDIO2	SPI0_SDIO2	AF1	P0.8
	SDIO3	SPI0_SDIO3	AF1	P0.9
	SPI Clock	SPI1_SCK	AF1	P0.23
	Slave Select 0	SPI1_SS0	AF1	P0.20
CDI4	MOSI (SDIO0)	SPI1_MOSI	AF1	P0.21
SPI1	MISO (SDIO1)	SPI1_MISO	AF1	P0.22
	SDIO2	SPI1_SDIO2	AF1	P0.24
	SDIO3	SPI1_SDIO3	AF1	P0.25

13.2 Format

13.2.1 Four-Wire SPI

SPI devices operate as either a master or a slave device. In four-wire SPI, four signals are required for communication, as shown in *Table 13-3*.

Table 13-3: Four-Wire Format Signals


Signal	Description	Direction
SCK	Serial Clock	The master generates the serial clock signal, an output from the master, and an input to the slave.
MOSI	Master Output Slave Input	In master mode, this signal is used as an output for sending data to the slave. In slave mode, this is the input data from the master.
MISO	Master Input Slave Output	In master mode, this signal is used as an input for receiving data from the slave. In slave mode, this signal is an output for transmitting data to the master.
	Slave Salast	In master mode, this signal is an output used to select a slave device before communication. Peripherals may have multiple slave select outputs to communicate with one or more external slave devices.
SS	Slave Select	In slave mode, SPIn_SSO is a dedicated input that indicates when an external master is starting communication. Other slave select signals into the peripheral are ignored in slave mode.

In a typical SPI network, the master device selects the slave device using the slave select output. The master starts the communication by selecting the slave device by asserting the slave select output. The master then starts the SPI clock through the SCK output pin. When a slave device's slave select pin is deasserted, the device must put the SPI pins in tri-state mode.

Analog Devices, Inc. Page 187 of 420



Figure 13-2: 4-Wire SPI Connection Diagram



13.2.2 Three-Wire SPI

The signals in three-wire SPI operation are shown in *Table 13-4*. The MOSI signal is used as a bi-directional, half-duplex I/O referred to as slave input slave output (SISO). Three-wire SPI also uses a serial clock signal generated by the master and a slave select pin controlled by the master.

Table 13-4: Three-Wire Format Signals


Signal	Description	Direction
SCK	Serial Clock	The master generates the serial clock signal, an output from the master, and an input to the slave.
MOSI (SISO)	Slave Input Slave Output	The SISO is a half-duplex, bidirectional I/O pin used for communication between the SPI master and slave. This signal is used to transmit data from the master to the slave and receive data from the slave by the master.
		In master mode, this signal is an output used to select a slave device before communication.
SS	Slave Select	In slave mode, SPIn_SSO is a dedicated input that indicates when an external master is starting communication. Other slave select signals into the peripheral are ignored in slave mode

A three-wire SPI network is shown in *Figure 13-3*. The master device selects the slave device using the slave select output. The communication starts with the master asserting the slave select line and then starting the clock (SCK). In three-wire SPI communication, the master and slave must know the data's intended direction to prevent bus contention. For a write, the master drives the data out of the SISO pin. The master must release the SISO line for a read and let the slave drive the SISO line. The direction of transmission is controlled using the FIFO. Writing to the FIFO starts the three-wire SPI write, and reading from the FIFO starts a three-wire SPI read transaction.

Analog Devices, Inc. Page 188 of 420



Figure 13-3: Generic 3-Wire SPI Master to Slave Connection



13.3 Pin Configuration

Before configuring the SPI peripheral, first, disable any SPI activity for the port by clearing the SPIn CTRLO.en field to 0.

13.3.1 SPI Alternate Function Mapping

Pin selection and configuration are required to use the SPI port. The following information applies to SPI master and slave operations in three-wire, four-wire, dual, and quad mode communications. Determine the pins required for the SPI type and mode in the application, and configure the required GPIO as described in the following sections. Refer to the MAX78000 data sheet for pin availability for a specific package.

When the SPI port is disabled, *SPIn_CTRLO.en* = 0, the GPIO pins enabled for SPI alternate function are placed in high-impedance input mode.

13.3.2 Four-wire Format Configuration

Four-wire SPI uses SCK, MISO, MOSI, and one or more SS pins. Four-wire SPI may use more than one slave select pin for a transaction, resulting in more than four wires total; however, the communication is referred to as four-wire for legacy reasons.

Note: Select the pins mapped to the SPI external device in the design and modify the setup accordingly. There is no restriction on which alternate function is used for a specific SPI pin, and each SPI pin can be used independently from the other pins chosen. However, it is recommended that only one set of GPIO port pins are used for any network.

13.3.3 Three-Wire Format Configuration

Three-wire SPI uses SCK, MOSI, and one or more slave select pins for an SPI transaction. Three-wire SPI configuration is identical to the four-wire configuration, except SPIn_MISO does not need to be set up for the SPI alternate function. The direction of communication in three-wire SPI mode is controlled by the SPI transmit and receive FIFO enables. Enabling the receive FIFO and disabling the transmit FIFO indicates a read transaction. Enabling the transmit FIFO and disabling the receive FIFO indicates a write transaction. It is an illegal condition to enable both the transmit and receive FIFOs in three-wire SPI operation.


Analog Devices, Inc. Page 189 of 420



13.3.4 Dual-Mode Format Configuration

In dual-mode SPI, two I/O pins are used to transmit 2-bits of data per SCK clock cycle. The communication is half-duplex, and the direction of the data transmission must be known by both the master and slave for a given transaction. Dual-mode SPI uses SCK, SDIO0, SDIO1, and one or more slave select lines, as shown in *Figure 13-4*. The configuration of the GPIO pins for dual-mode SPI is identical to four-wire SPI. The mode is controlled by setting *SPIn_CTRL2.data_width* to 1, indicating that the SPI hardware uses SDIO0 and SDIO1 for half-duplex communication.

Figure 13-4: Dual Mode SPI Connection Diagram



13.3.5 Quad-Mode Format Pin Configuration

Quad-mode SPI uses four I/O pins to transmit four bits of data per transaction. In quad-mode SPI, the communication is half-duplex, and the master and slave must know the direction of transmission for each transaction. Quad-mode SPI uses SCK, SDIO0, SDIO1, SDIO2, SDIO3, and one or more slave select pins.

Quad-mode SPI transmits four bits per SCK cycle. The selection of quad mode SPI is selected by setting SPIn CTRL2.data width to 2.

13.4 Clock Configuration

13.4.1 Serial Clock

The SCK signal synchronizes data movement in and out of the device. The master drives SCK as an output to the slave's SCK pin. When SPI is set to master mode, the SPI bit rate generator creates the serial clock and outputs it on the configured SPIn_SCK pin. When SPI is configured for slave operation, the SPIn_SCK pin is an input from the external master, and the SPI hardware synchronizes communications using the SCK input. Operating as a slave, if an SPI slave select input is not asserted, the SPI ignores any signals on the serial clock and serial data lines.

In both master and slave devices, data is shifted on one edge of the SCK and is sampled on the opposite edge where data is stable. Data availability and sampling time are controlled using the SPI phase control field, SPIn_CTRL2.clkpha. The SCK clock polarity field, SPIn_CTRL2.clkpol, controls if the SCK signal is active high or active low.

The SPI peripheral supports four combinations of SCK phase and polarity referred to as SPI Modes 0, 1, 2, and 3. Clock Polarity (SPIn_CTRL2.clkpol) selects an active low/high clock and does not affect the transfer format. Clock phase (SPIn_CTRL2.clkpha) selects one of two different transfer formats.

The clock phase and polarity must be identical for the SPI master and slave for proper data transmission. The master always places data on the MOSI line a half-cycle before the SCK edge for the slave to latch the data. See *Clock Phase and Polarity Control* for additional details.

13.4.2 Peripheral Clock

See *Table 13-1* for the specific input clock, f_{INPUT_CLK} , used for each SPI instance. For SPI instances assigned to the AHB bus, the SPI input clock is the system clock, SYS_CLK. For SPI instances mapped to the APB bus, the SPI input clock is the system

Analog Devices, Inc. Page 190 of 420



peripheral clock, PCLK. The SPI input clock drives the SPI peripheral clock. The SPI provides an internal clock, SPIn_CLK, used within the SPI peripheral for the base clock to control the module and generate the SCK clock when in master mode. Set the SPI internal clock using the field SPIn_CLKCTRL.clkdiv as shown in Equation 13-1. Valid settings for SPIn_CLKCTRL.clkdiv are 0 to 8, allowing a divisor of 1 to 256.


Equation 13-1: SPI Peripheral Clock

$$f_{SPI_CLK} = \frac{f_{INPUT_CLK}}{2^{clkdiv}}$$

13.4.3 Master Mode Serial Clock Generation

In master and multi-master mode, the SCK clock is generated by the master. The SPI provides control for both the high time and low time of the SCK clock. This control allows setting the high and low times for the SCK to duty cycles other than 50% if required. The SCK clock uses the SPI peripheral clock as a base value, and the high and low values are a count of the number of f_{SPI_CLK} clocks. Figure 13-5 visually represents the use of the $SPIn_CLKCTRL.hi$ and $SPIn_CLKCTRL.lo$ fields for a non-50% duty cycle serial clock generation. See Equation 13-2 and Equation 13-3 for calculating the SCK high and low time from the $SPIn_CLKCTRL.hi$ and $SPIn_CLKCTRL.lo$ field values.

Figure 13-5: SCK Clock Rate Control



Equation 13-2: SCK High Time

$$t_{SCK\ HI} = t_{SPIn\ CLK} \times SPIn_CLKCTRL.hi$$

Equation 13-3: SCK Low Time

$$t_{SCK_LOW} = t_{SPIn_CLK} \times SPIn_CLKCTRL.$$
 lo

13.4.4 Clock Phase and Polarity Control


SPI supports four combinations of clock and phase polarity as shown in *Table 13-5*. Clock polarity is controlled using the *SPIn_CTRL2.clkpol* bit and determines if the clock is active high or active low, as shown in *Figure 13-6*. Clock polarity does not affect the transfer format for SPI. The clock phase determines when the data must be stable for sampling. Setting the

Analog Devices, Inc. Page 191 of 420



clock phase to 0, SPIn_CTRL2.clkpha = 0, dictates that the SPI data is sampled on the initial SPI clock edge regardless of clock polarity. Phase 1, SPIn_CTRL2.clkpha = 1, results in the data sample occurring on the second edge of the clock regardless of clock polarity.

Figure 13-6: SPI Clock Polarity



The clock phase and polarity must be identical for the SPI master and slave for proper data transmission. The master always places data on the MOSI line a half-cycle before the SCK edge for the slave to latch the data.

Table 13-5: SPI Modes Clock Phase and Polarity Operation

SPI Mode	SPIn_CTRL2.clkpha	SPIn_CTRL2.clkpol	SCK Transmit Edge	SCK Receive Edge	SCK Idle State
0	0	0	Falling	Rising	Low
1	0	1	Rising	Falling	High
2	1	0	Rising	Falling	Low
3	1	1	Falling	Rising	High

13.4.5 Transmit and Receive FIFOs

The transmit FIFO hardware is 32 bytes deep. The write data width can be 8-, 16- or 32-bits wide. A 16-bit write queues a 16-bit word to the FIFO hardware. A 32-bit write queues two 16-bit words to the FIFO hardware with the least significant word dequeued first. Bytes must be written to two consecutive byte addresses, with the odd byte as the most significant byte and the even byte as the least significant byte. The FIFO logic waits for both the odd and even bytes to be written before dequeuing the 16-bit result to the FIFO.

The receive FIFO hardware is 32 bytes deep. Read data width can be 8-, 16- or 32-bits. A byte read from this register dequeues one byte from the FIFO. A 16-bit read from this register dequeues two bytes from the FIFO, the least significant byte first. A 32-bit read from this register dequeues four bytes from the FIFO, the least significant byte first.

13.4.6 Interrupts and Wakeups

The SPI supports multiple interrupt sources. Status flags for each interrupt are set regardless of the state of the interrupt enable bit for that event. The event happens once when the condition is satisfied. The software must clear the status flag by writing a 1 to the interrupt flag.

Analog Devices, Inc. Page 192 of 420



The following FIFO interrupts are supported:

- · Transmit FIFO empty
- · Transmit FIFO threshold
- Receive FIFO full
- Receive FIFO threshold
- Transmit FIFO underrun
 - Slave mode only, master mode stalls the serial clock
- Transmit FIFO overrun
- Receive FIFO underrun
- Receive FIFO overrun
 - Slave mode only, master mode stalls the serial clock
- SPI supports interrupts for the internal state of the SPI and the external signals. The following transmission interrupts are supported:
 - SSn asserted or deasserted
 - SPI transaction complete
 - Master mode only
 - Slave mode transaction aborted
 - Multi-master fault

The SPI port can wake up the microcontroller from low-power modes when the wake event is enabled. SPI events that can wake the microcontroller are:

- Receive FIFO full
- · Transmit FIFO empty
- · Receive FIFO threshold
- · Transmit FIFO threshold

13.5 Registers

See *Table 3-3* for the base address of this peripheral/module. If multiple instances of the peripheral are provided, each instance has its own independent set of the registers shown in *Table 13-6*. Register names for a specific instance are defined by replacing "n" with the instance number. As an example, a register PERIPHERALn_CTRL resolves to PERIPHERALO_CTRL and PERIPHERAL1_CTRL for instances 0 and 1, respectively.

See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Table 13-6: SPI Register Summary

Offset	Register Name	Access	Description
[0x0000]	SPIn_FIFO32	R/W	SPI FIFO Data Register
[0x0000]	SPIn_FIFO16	R/W	SPI 16-bit FIFO Data Register
[0x0000]	SPIn_FIFO8	R/W	SPI 8-bit FIFO Data Register
[0x0004]	SPIn_CTRLO	R/W	SPI Master Signals Control Register
[8000x0]	SPIn_CTRL1	R/W	SPI Transmit Packet Size Register
[0x000C]	SPIn_CTRL2	R/W	SPI Static Configuration Register
[0x0010]	SPIn_SSTIME	R/W	SPI Slave Select Timing Register

Analog Devices, Inc. Page 193 of 420



Offset	Register Name	Access	Description
[0x0014]	SPIn_CLKCTRL	R/W	SPI Master Clock Configuration Register
[0x001C]	SPIn_DMA	R/W	SPI DMA Control Register
[0x0020]	SPIn_INTFL	R/W1C	SPI Interrupt Flag Register
[0x0024]	SPIn_INTEN	R/W	SPI Interrupt Enable Register
[0x0028]	SPIn_WKFL	R/W1C	SPI Wakeup Flags Register
[0x002C]	SPIn_WKEN	R/W	SPI Wakeup Enable Register
[0x0030]	SPIn_STAT	RO	SPI Status Register

13.5.1 Register Details

Table 13-7: SPI 32-bit FIFO Register

SPI FIFO Data				SPIn_FIFO32	[0x0000]	
Bits	Name	Access	Reset	eset Description		
31:0	data	R/W	0	SPI FIFO Data Register This register is used for the SPI transmi register returns characters from the recharacters to the transmit FIFO. Read a 2-byte, or 4-byte widths only. Reading FIFO results in undefined behavior.	ceive FIFO, and writing to this register adds nd write this register in either 1-byte,	

Table 13-8: SPI 16-bit FIFO Register

SPI FIFO D	SPI FIFO Data			SPIn_FIFO16 [0x0000]			
Bits	Name	Access	Reset	Description			
31:16	-	R/W	0	Reserved	Reserved		
				SPI 16-bit FIFO Data Register	SPI 16-bit FIFO Data Register		
15:0	data	R/W	0	This register is used for the SPI transmit and receive FIFO. Reading from this register returns characters from the receive FIFO, and writing to this register adds characters to the transmit FIFO. Read and write this register in 2-byte width only for 16-bit FIFO access. Reading from an empty FIFO or writing to a full FIFO results in undefined behavior.			

Table 13-9: SPI 8-bit FIFO Register

SPI 8-bit FIFO Data				SPIn_FIFO8	[0x0000]	
Bits	Name	Access	Reset	Description		
31:0	-	RO	0	Reserved		
				SPI 8-bit FIFO Data Register This register is used for the SPI transmir	<u> </u>	
7:0	data	R/W	0	characters to the transmit FIFO. Read a	ceive FIFO, and writing to this register adds nd write this register in 1-byte width only empty FIFO or writing to a full FIFO results	

Table 13-10: SPI Control 0 Register

SPI Control 0				SPIn_CTRL0 [0x0004]	
Bits	Name	Access	Reset	Description	
31:20	-	RO	0	Reserved	

Analog Devices, Inc. Page 194 of 420



SPI Contro	ol 0			SPIn_CTRL0	[0x0004]
Bits	Name	Access	Reset	Description	
				Master Slave Select	
19:16	ss_active R/W 0		0	slave select pin is active when the (SPIn_CTRLO.start = 1). One or mo transaction by setting the bit for e	elect lines for each port. This field selects which next SPI transaction is started are slave select pins can be selected for each SPI each slave select pin. For example, use SPIn_SSO to 0b0101 or select all slave selects by setting
				Note: This field is only used when (SPIn_CTRLO.mst_mode = 1).	the SPI is configured for Master Mode
15:9	-	RO	0	Reserved	
				Master Slave Select Control	
8	ss_ctrl	R/W	0	transaction. The default behavior, completion of the transaction. Set asserted at the completion of the behavior, leaving the slave select	the slave select pins at the completion of a .ss_ctrl = 0, deasserts the slave select pin at the t this field to 1 to leave the slave select pins transaction. If the external device supports this pins asserted allows multiple transactions deassertion of the slave select pin between
				0: Slave Select is deasserted at the end of a transmission	
_		_		1: Slave Select stays asserted at	the end of a transmission
7:6	-	RO	0	Reserved	
		R/W1O	0	Master Start Data Transmission	and a superior of the superior
5	start				active. ssion. Ensure that all pending transactions are
				complete before setting this f Note: This field is only used when (SPIn_CTRLO.mst_mode = 1).	the SPI is configured for Master Mode
				Master Slave Select Signal Directi	ion
				Set the I/O direction for	
4	ss_io	R/W	0	0: Slave select is an output 1: Slave select is an input	
				Note: This field is only used when the SPI is configured for Master Mode (SPIn_CTRLO.mst_mode = 1).	
3:2	-	RO	0	Reserved	
1	SPI This por			ode and master mode operation for the SPI te as an SPI slave. Setting this field to 1 sets the	
				0: Slave mode SPI operation. 1: Master mode SPI operation.	
				SPI Enable/Disable	
0	0 en	R/W	0		e SPI port. Disable the SPI port by setting this oes not affect the SPI FIFOs or register settings. vailable.
				0: SPI port is disabled 1: SPI port is enabled	

Analog Devices, Inc. Page 195 of 420



Table 13-11: SPI Control 1 Register

SPI Transr	SPI Transmit Packet Size			SPIn_CTRL1	[0x0008]	
Bits	Name	Access	Reset	Description		
				Number of Receive Characters This field sets the number of charact	Number of Receive Characters This field sets the number of characters to receive in receive FIFO.	
31:16	rx_num_char	R/W	0	Note: If the SPI port is set to operate in 4-wire mode, this field is ignored, and the SPIn_CTRL1.tx_num_char field is used for both the number of characters to receive and transmit.		
15:0 tx_num_char	R/W	0	Number of Transmit Characters This field sets the number of charact	ers to transmit from transmit FIFO.		
			Note: If the SPI port is set to operate number of characters to receive and	in 4-wire mode, this field is used for both the transmit.		

Table 13-12: SPI Control 2 Register

SPI Control	12			SPIn_CTRL2	[0x000C]	
Bits	Name	Access	Reset	Description		
31:20	-	RO	0	Reserved		
				Slave Select Polarity		
19:16	19:16 ss pol	R/W	0	Controls the polarity of each individual SS si corresponds to a SS signal. SPIn_SS0 is cont SPIn_SS2 is controlled with bit position 2.		
				For each bit position,		
				0: SS is active low 1: SS is active high		
		e_wire R/W		Three-Wire SPI Enable		
			0	Set this field to 1 to enable three-wire SPI c four-wire full-duplex SPI communication.	ommunication. Set this field to 0 for	
15	three_wire			0: Four-wire full-duplex mode enabled. 1: Three-wire mode enabled		
				Note: This field is ignored for Dual SPI, SPIn_ SPIn_CTRL2.data_width =2.	_CTRL2.data_width =1, and Quad SPI,	
14	-	RO	0	Reserved		

Analog Devices, Inc. Page 196 of 420



SPI Control	12			SPIn_CTRL2 [0x000C]		
Bits	Name	Access	Reset	et Description		
				SPI Data Width		
				This field controls the number of data lines	used for SPI communications.	
				Three-wire SPI: data_width = 0		
				Set this field to 0, indicating SPIn_MOSI is u	sed for half-duplex communication.	
				Four-wire full-duplex SPI: data_width = 0		
				Set this field to 0, indicating the SPIn_MOSI SPI data output and input, respectively.	and the SPIn_MISO are used for the	
13:12	data_width	R/W	0b00	Dual Mode SPI : data_width = 1 Set this field to 1, indicating SPIn_SDIO0 an communication.	d SPIn_SDIO1 are used for half-duplex	
				Quad Mode SPI: data_width = 2 Set this field to 2, indicating SPIn_SDIO0, SF SPIn_SDIO3 are used for half-duplex comm		
				0: 1-bit per SCK cycle (Three-wire half-du 1: 2-bits per SCK cycle (Dual mode SPI) 2: 4-bits per SCK cycle (Quad mode SPI) 3: Reserved	plex SPI and Four-wire full-duplex SPI)	
				Note: When this field is set to 0, use the fiel either three-wire SPI or four-wire SPI opera		
		mbits R/W		Number of Bits per Character		
				Set this field to the number of bits per char this field to 0 indicates a character size of 1		
				0: 16-bits per character 1: 1-bit per character (not supported) 2: 2-bits per character		
11:8	numbits		0	14: 14-bits per character 15: 15-bits per character		
				Note: 1-bit and 9-bit character lengths are	not supported.	
				Note: 2-bit and 10-bit character lengths do master mode. SPIn_CLKCTRL.clkdiv must be	not support maximum SCK speeds in	
				Note: For dual and quad mode SPI, the char number of bits per SCK cycle.		
7:2	-	RO	0	Reserved		
				Clock Polarity		
1	clkpol	clkpol R/W	0	This field controls the SCK polarity. The defand mode 1 operation and is active high. In and mode 3 operation.		
				0: Standard SCK for use in SPI mode 0 and 1: Inverted SCK for use in SPI mode 2 and		
				Clock Phase		
0	clkpha	R/W	0	0: Data sampled on clock rising edge. Use 1: Data sampled on clock falling edge. Use		

Table 13-13: SPI Slave Select Timing Register

SPI Slave Se	SPI Slave Select Timing			SPIn_SSTIME	[0x0010]
Bits	Name	Access	Reset	Description	
31:24	-	RO	0	Reserved	

Analog Devices, Inc. Page 197 of 420



SPI Slave Se	SPI Slave Select Timing		SPIn_SSTIME	[0x0010]	
Bits	Name	Access	Reset	Description	
23:16	inact	R/W	0	end of a transaction (slave select in (slave select active). 0: 256 1: 1 2: 2 3:3 254: 254 255: 255	ystem clocks the bus is inactive between the nactive) and the start of the next transaction a settings only apply when SPI is operating in orde = 1)
15:8	post	R/W	0	last SCK edge. 0: 256 1: 1 2: 2 3:3 254: 254 255: 255	m clock cycles that SS remains active after the active after the settings only apply when SPI is operating in active after the active active after the active acti
7:0	pre	R/W	0	before the first SCK edge. 0: 256 1: 1 2: 2 3:3 254: 254 255: 255	m clock cycles the slave select is held active settings only apply when SPI is operating in orde = 1)

Table 13-14: SPI Master Clock Configuration Registers

SPI Master Clock Configuration				SPIn_CLKCTRL	[0x0014]
Bits	Name	Access	Reset	Description	
31:20	-	RO	0	Reserved	

Analog Devices, Inc. Page 198 of 420



SPI Maste	SPI Master Clock Configuration		SPIn_CLKCTRL	[0x0014]	
Bits	Name	Access	Reset	Description	
19:16	clkdiv	R/W	0	SPI Peripheral Clock Scale Scales the SPI input clock (PCLK) by 2^{scale} to generate the SPI peripheral clock. $f_{SPInCLK} = \frac{f_{SPIn_INPUT_CLK}}{2^{clk}div}$ Valid values for scale are 0 to 8 inclusive. Values greater than 8 are reserved for future use. Note: 1-bit and 9-bit character lengths are not supported. Note: If SPIn_CLKCTRL.clkdiv = 0, SPIn_CLKCTRL.hi = 0, and SPIn_CLKCTRL.lo = 0, character sizes of 2 and 10 bits are not supported.	
15:8	hi	R/W	0	SCK Hi Clock Cycles Control 0: Hi duty cycle control disabled. Only valid if SPIn_CLKCTRL.clkdiv = 0. 1 - 15: The number of SPI peripheral clocks, f _{SPInCLK} , that SCK is high. Note: 1-bit and 9-bit character lengths are not supported. Note: If SPIn_CLKCTRL.clkdiv = 0, SPIn_CLKCTRL.hi = 0, and SPIn_CLKCTRL.lo = 0,	
7:0	lo	R/W	0	character sizes of 2 and 10 bits are not supported. SCK Low Clock Cycles Control This field controls the SCK low clock time and controls the overall SCK duty cycle in combination with the SPIn_CLKCTRL.hi field. 0: Low duty cycle control disabled. Setting this field to 0 is only valid if SPIn_CLKCTRL.clkdiv = 0. 1 to 15: The number of SPI peripheral clocks, f _{SPInCLK} , that the SCK signal is low. Note: 1-bit and 9-bit character lengths are not supported. Note: If SPIn_CLKCTRL.clkdiv = 0, SPIn_CLKCTRL.hi = 0, and SPIn_CLKCTRL.lo = 0, character sizes of 2 and 10 bits are not supported.	

Table 13-15: SPI DMA Control Registers

SPI DMA Control		SPIn_DMA		[0x001C]	
Bits	Name	Access	Reset	Description	
				Receive DMA Enable	
31	dma_rx_en	R/W	0	0: Disabled. Any pending DMA 1: Enabled	requests are cleared
20.24	dua	ь		Number of Bytes in the Receive	FIFO
30:24	dma_rx_en	R	0	Read returns the number of byte	s currently in the receive FIFO
23	rx_flush	W10	-	Clear the Receive FIFO 1: Clear the receive FIFO and any pending receive FIFO flags in SPIn_INTFL. This should be done when the receive FIFO is inactive. Note: Writing a 0 to this field has no effect.	
22	rx_fifo_en	R/W	0	Receive FIFO Enabled 0: Disabled 1: Enabled	
21	-	RO	0	Reserved	
20:16	rx thd val	R/W	0x00	level crosses above this setting, a	ive FIFO threshold level. When the receive FIFO DMA request is triggered if enabled by setting
20.16		,		30. Note: 31 is an invalid setting and	INTFL.rx_thd becomes set. Valid values are 0 to reserved for future use.

Analog Devices, Inc. Page 199 of 420



SPI DMA (SPI DMA Control			SPIn_DMA	[0x001C]
Bits	Name	Access	Reset	Description	
15	dma_tx_en	R/W	0	Transmit DMA Enable 0: Disabled. Any pending DMA requests are cleared. 1: Transmit DMA is enabled	
14:8	tx_lvl	R	0	Number of Bytes in the Transmit FIFO Read this field to determine the number of bytes currently in the transmit FIFO.	
7	tx_flush	R/W	0	Transmit FIFO Clear Set this bit to clear the transmit FIFO and all transmit FIFO flags in the SPIn_INTFL register. Note: The transmit FIFO should be disabled (SPIn_DMA.tx_fifo_en = 0) before setting this field. Note: Setting this field to 0 has no effect.	
6	tx_fifo_en	R/W	0	Transmit FIFO Enabled 0: Disabled 1: Enabled	
5	-	RO	0	Reserved	
4:0	tx_thd_val	R/W	0x10	Transmit FIFO Threshold Level Set this value to the desired transmit FIFO threshold level. When the transmit FIFO count (SPIn_DMA.tx_IvI) falls below this value, a DMA request is triggered if enabled by setting SPIn_DMA.dma_tx_en, and SPIn_INTFL.tx_thd becomes set.	

Table 13-16: SPI Interrupt Status Flags Registers

SPI Interru	upt Status Flag	s		SPIn_INTFL	[0x0020]	
Bits	Name	Access	Reset	Description		
31:16	-	RO	0	Reserved		
15	rx_un	R/W1C	0	Receive FIFO Underrun Flag This field is set when a read is attempted fr	rom an empty receive FIFO.	
14	rx_ov	R/W1C	0	Receive FIFO Overrun Flag This field is set if SPI is in slave mode, and a write to a full receive FIFO is attempted. If the SPI is in master mode, this bit is not set as the SPI stalls the clock until data is read from the receive FIFO.		
13	tx_un	R/W1C	0	Transmit FIFO Underrun Flag This field is set if SPI is in slave mode, and a read from empty transmit FIFO is attempted. If SPI is in master mode, this bit is not set as the SPI stalls the clock until data is written to the empty transmit FIFO.		
12	tx_ov	R/W1C	0	Transmit FIFO Overrun Flag This field is set when a write is attempted t	to the full transmit FIFO.	
11	mst_done	R/W1C	0	Master Data Transmission Done Flag This field is set if the SPI is in master mode SPIn_CTRL1.tx_num_char has been reached	•	
10	-	RO	0	Reserved		
9	abort	R/W1C	0	Slave Mode Transaction Abort Detected Flag This field is set if the SPI is in slave mode, and SS is deasserted before a complete character is received.		

Analog Devices, Inc. Page 200 of 420



SPI Interru	upt Status Flag	s		SPIn_INTFL	[0x0020]		
Bits	Name	Access	Reset	Description			
8	fault	R/W1C	0	Multi-Master Fault Flag This field is set if the SPI is in master mode, multi-master mode is enabled, and a slave select input is asserted. A collision also sets this flag.			
7:6	-	RO	0	Reserved			
5	ssd	R/W1C	0	Slave Select Deasserted Flag	Slave Select Deasserted Flag		
4	ssa	R/W1C	0	Slave Select Asserted Flag			
3	rx_full	R/W1C	0	Receive FIFO Full Flag	Receive FIFO Full Flag		
2	rx_thd	R/W1C	0	Receive FIFO Threshold Level Crossed Flag This field is set when the receive FIFO exce- once receive FIFO level drops below SPIn_L	eds the value in SPIn_DMA.rx_IvI. Cleared		
1	tx_em	R/W1C	1	Transmit FIFO Empty Flag This field is set if the transmit FIFO is empty	y.		
0	tx_thd	R/W1C	0	Transmit FIFO Threshold Level Crossed Flag This field is set when the transmit FIFO level is less than the value in the SPIn_DMA.tx_lvl field. This field is cleared by hardware when the transmit FIFO level exceeds SPIn_DMA.tx_lvl.			

Table 13-17: SPI Interrupt Enable Registers

SPI Interrupt Enable				SPIn_INTEN	[0x0024]
Bits	Name	Access	Reset	Description	
31:16	-	RO	0	Reserved	
15	rx_un	R/W	0	Receive FIFO Underrun Interrupt Enable 0: Interrupt is disabled 1: Interrupt is enabled	
14	rx_ov	R/W	0	Receive FIFO Overrun Interrupt Enable 0: Interrupt is disabled 1: Interrupt is enabled	
13	tx_un	R/W	0	Transmit FIFO Underrun Interrupt Enable 0: Interrupt is disabled 1: Interrupt is enabled	
12	tx_ov	R/W	0	Transmit FIFO Overrun Interrupt Enable 0: Interrupt is disabled 1: Interrupt is enabled	
11	mst_done	R/W	0	Master Data Transmission Done Interrupt Ena 0: Interrupt is disabled 1: Interrupt is enabled	ble
10	-	RO	0	Reserved	
9	abort	R/W	0	Slave Mode Abort Detected Interrupt Enable 0: Interrupt is disabled 1: Interrupt is enabled	
8	fault	R/W	0	Multi-Master Fault Interrupt Enable 0: Interrupt is disabled 1: Interrupt is enabled	
7:6	-	RO	0	Reserved	

Analog Devices, Inc. Page 201 of 420



SPI Interr	SPI Interrupt Enable			SPIn_INTEN	[0x0024]
Bits	Name	Access	Reset	Description	
5	ssd	R/W	0	Slave Select Deasserted Interrupt Enable 0: Interrupt is disabled 1: Interrupt is enabled	
4	ssa	R/W	0	Slave Select Asserted Interrupt Enable 0: Interrupt is disabled 1: Interrupt is enabled	
3	rx_full	R/W	0	Receive FIFO Full Interrupt Enable 0: Interrupt is disabled 1: Interrupt is enabled	
2	rx_thd	R/W	0	Receive FIFO Threshold Level Crossed Interrupt Enable 0: Interrupt is disabled 1: Interrupt is enabled	
1	tx_em	R/W	0	Transmit FIFO Empty Interrupt Enable 0: Interrupt is disabled 1: Interrupt is enabled	
0	tx_thd	R/W	0	Transmit FIFO Threshold Level Crossed Interru 0: Interrupt is disabled 1: Interrupt is enabled	upt Enable

Table 13-18: SPI Wakeup Status Flags Registers

SPI Wakeup Flags				SPIn_WKFL	[0x0028]
Bits	Name	Access	Reset	deset Description	
31:4	-	RO	0	Reserved	
3	rx_full	R/W1C	0	Wake on Receive FIFO Full Flag 0: Normal operation 1: Wake condition occurred.	
2	rx_thd	R/W1C	0	Wake on Receive FIFO Threshold Level Crossed Flag 0: Normal operation 1: Wake condition occurred.	
1	tx_em	R/W1C	0	Wake on Transmit FIFO Empty Flag 0: Normal operation 1: Wake condition occurred.	
0	tx_thd	R/W1C	0	Wake on Transmit FIFO Threshold Level Crossed Flag 0: Normal operation 1: Wake condition occurred.	

Table 13-19: SPI Wakeup Enable Registers

SPI Wakeup Enable				SPIn_WKEN	[0x002C]
Bits	Name	Access	Reset	Description	
31:4	-	RO	0 Reserved		
3	rx_full	R/W	0	Wake on Receive FIFO Full Enable 0: Disabled 1: Enabled	
2	rx_thd	R/W	0	Wake on Receive FIFO Threshold Level Crossed Enable 0: Disabled 1: Enabled	

Analog Devices, Inc. Page 202 of 420



SPI Wakeup Enable				SPIn_WKEN		[0x002C]
Bits	Name	Access	Reset		Description	
1	tx_em	R/W	Wake on Transmit FIFO Empty Enable 0: Disabled 1: Enabled			
0	tx_thd	R/W	0)	Wake on Transmit FIFO Threshold Level Crossed Enable 0: Disabled 1: Enabled	

Table 13-20: SPI Slave Select Timing Registers

SPI Status				SPIn_STAT	[0x0030]	
Bits	Name	Access	Reset	Description		
31:1	-	RO	0	Reserved		
0	busy	R	0	Reserved SPI Active Status This field indicates the status of the SPI port. See the descriptions for details of value. 0: SPI is not active. In master mode, the busy flag is cleared when the last cha is sent. In slave mode, the busy field is cleared when the configured slave s input is deasserted. 1: SPI is active. In master mode, the busy flag is set when a transaction starts. slave mode, the busy flag is set when a configured slave select input is asset. Note: SPIn_CTRL0, SPIn_CTRL1, SPIn_CTRL2, SPIn_SSTIME, and SPIn_CLKCTRL sland be configured if this bit is set.		

Analog Devices, Inc. Page 203 of 420



14. I²C Master/Slave Serial Communications Peripheral (I²C)

The I²C peripherals can be configured as either an I²C master or an I²C slave at standard data rates.

For detailed information on I²C bus operation, refer to Analog Devices Note 4024 "SPI/I²C Bus Lines Control Multiple Peripherals" at https://www.analog.com/en/resources/app-notes/spii2c-bus-lines-control-multiple-peripherals.html.

14.1 I²C Master/Slave Features

Each I²C master/slave is compliant with the I²C Bus Specification and includes the following features:

- Communicates through a serial data bus (SDA) and a serial clock line (SCL)
- Operates as either a master or slave device as a transmitter or receiver
- Supports I²C Standard Mode, Fast Mode, Fast Mode Plus, and High Speed (Hs) mode
- Transfers data at rates up to:
 - 100kbps in Standard Mode
 - 400kbps in Fast Mode
 - ◆ 1Mbps in Fast Mode Plus
 - 3.4Mbps in Hs Mode
- Supports multi-master systems, including support for arbitration and clock synchronization for Standard, Fast, and Fast Plus modes
- Supports 7- and 10-bit addressing
- Supports RESTART condition
- Supports clock stretching
- Provides transfer status interrupts and flags
- Provides DMA data transfer support
- Supports I²C timing parameters fully controllable through software
- Provides glitch filter and Schmitt trigger hysteresis on SDA and SCL
- Provides control, status, and interrupt events for maximum flexibility
- Provides independent 8-byte receive FIFO and 8-byte transmit FIFO
- Provides transmit FIFO preloading
- Provides programmable interrupt threshold levels for the transmit and receive FIFO

14.2 Instances

The three instances of the peripheral are shown in *Table 14-1*, which lists the locations of the SDA and SCL signals for each of the I^2C peripherals per package.

Table 14-1: MAX78000 I²C Peripheral Pins

I ² C Instance	Alternate Function	Alternate Function #	Package 81-CTBGA
I2C0	I2C0_SCL	AF1	P0.10
1200	I2C0_SDA	AF1	P0.11
I2C1	I2C1_SCL	AF1	P0.16
12C1	I2C1_SDA	AF1	P0.17
12C2	I2C2_SCL	AF1	P0.30
1202	I2C2_SDA	AF1	P0.31

14.3 I²C Overview

14.3.1 I²C Bus Terminology

Table 14-2 contains terms and definitions used in this chapter for the I²C bus terminology.

Analog Devices, Inc Page 204 of 420



Table 14-2: I²C Bus Terminology

Term	Definition
Transmitter	The device that sends data to the bus.
Receiver	The device that receives data from the bus.
Master	The device that initiates a transfer, generates clock signals, and terminates a transfer.
Slave	The device that a master addresses.
Multi-master	More than one master can attempt to control the bus at the same time without corrupting the message.
Arbitration	Procedure to ensure that, if more than one master simultaneously tries to control the bus, only one can do so, and the resulting message is not corrupted.
Synchronization	Procedure to synchronize the clock signals of two or more devices.
Clock Stretching	When a slave device holds SCL low to pause a transfer until it is ready. This is an optional feature according to the I ² C specification; thus, a master does not have to support slave clock stretching if none of the slaves in the system are capable of clock stretching.

14.3.2 I²C Transfer Protocol Operation

The I²C protocol operates over a two-wire bus: a clock circuit (SCL) and a data circuit (SDA). I²C is a half-duplex protocol: only one device is allowed to transmit on the bus at a time.

Each transfer is initiated when the bus master sends a START or repeated START condition. It is followed by the I²C slave address of the targeted slave device plus a read/write bit. The master can transmit data to the slave (a 'write' operation) or receive data from the slave (a 'read' operation). Information is sent most significant bit (MSB) first. Following the slave address, the master indicates a read or write operation and then exchanges data with the addressed slave. An acknowledge bit is sent by the receiving device after each byte is transferred. When all necessary data bytes have been transferred, a STOP or RESTART condition is sent by the bus master to indicate the end of the transaction. After the STOP condition has been sent, the bus is idle and ready for the next transaction. After a RESTART condition is sent, the same master begins a new transmission. The number of bytes that can be transmitted per transfer is unrestricted.

14.3.3 START and STOP Conditions

A START condition occurs when a bus master pulls SDA from high to low while SCL is high, and a STOP condition occurs when a bus master allows SDA to be pulled from low to high while SCL is high. Because these are unique conditions that cannot occur during normal data transfer, they are used to denote the beginning and end of the data transfer.

14.3.4 Master Operation

I²C transmit and receive data transfer operations occur through the I2Cn_FIFO register. Writes to the register load the transmit FIFO and reads from the register return data from the receive FIFO. If a slave sends a NACK in response to a write operation, the I²C master generates an interrupt. The I²C controller can be configured to issue a STOP condition to free the bus.

The receive FIFO contains the received data. If the receive FIFO is full or the transmit FIFO is empty, the I²C master stops the clock to allow time to read bytes from the receive FIFO or load bytes into the transmit FIFO.

14.3.5 Acknowledge and Not Acknowledge

An acknowledge bit (ACK) is generated by the receiver, whether I²C master or slave, after every byte received by pulling SDA low. The ACK bit is how the receiver tells the transmitter that the byte was successfully received and another byte might be sent.

A Not Acknowledge (NACK) occurs if the receiver does not generate an ACK when the transmitter releases SDA. A NACK is generated by allowing SDA to float high during the acknowledge time slot. The I²C master can then either generate a STOP condition to abort the transfer or generate a repeated START condition (send a START condition without an intervening STOP condition) to start a new transfer.

Analog Devices, Inc Page 205 of 420




A receiver can generate a NACK after a byte transfer if any of the following conditions occur:

- No receiver is present on the bus with the transmitted address. In that case, no device responds with an
 acknowledge signal.
- The receiver cannot receive or transmit because it is busy and is not ready to start communication with the master.
- During the transfer, the receiver receives data or commands it does not understand.
- During the transfer, the receiver is unable to receive any more data.
- If an I²C master has requested data from a slave, it signals the slave to stop transmitting by sending a NACK following the last byte it requires.

14.3.6 Bit Transfer Process

Both SDA and SCL circuits are open-drain, bidirectional circuits. Each requires an external pullup resistor that ensures each circuit is high when idle. The I²C specification states that during data transfer, the SDA line can change state only when SCL is low and that SDA is stable and can be read when SCL is high, as shown in *Figure 14-1*.

Figure 14-1: I²C Write Data Transfer



An example of an I²C data transfer is as follows:

- 1. A bus master indicates a data transfer to a slave with a START condition.
- 2. The master then transmits one byte with a 7-bit slave address and a single read-write bit: a zero for a write or a one for a read.
- 3. During the next SCL clock following the read-write bit, the master releases SDA. During this clock period, the addressed slave responds with an ACK by pulling SDA low.
- 4. The master senses the ACK condition and begins transferring data. If reading from the slave, it floats SDA and allows the slave to drive SDA to send data. After each byte, the master drives SDA low to acknowledge the byte. If writing to the slave, the master drives data on the SDA circuit for each of the eight bits of the byte and then floats SDA during the ninth bit to allow the slave to reply with the ACK indication.
- 5. After the last byte is transferred, the master indicates the transfer is complete by generating a STOP condition. A STOP condition is generated when the master pulls SDA from a low to high while SCL is high.

14.4 Configuration and Usage

14.4.1 SCL and SDA Bus Drivers

SCL and SDA are open-drain signals. In this device, once the I²C peripheral is enabled and the proper GPIO alternate function is selected, the corresponding pad circuits are automatically configured as open-drain outputs. However, SCL can also be optionally configured as a push-pull driver to conserve power and avoid the need for any pullup resistor. This should

Analog Devices, Inc Page 206 of 420



only be used in systems where no I²C slave device can hold SCL low, such as for clock stretching. Push-pull operation is enabled by setting *I2Cn CTRL.sclppm* to 1. SDA, on the other hand, always operates in open-drain mode.

14.4.2 SCL Clock Configurations

The SCL frequency depends on the values of the I^2C 's peripheral clock and the values of the external pullup resistor and trace capacitance on the SCL clock line.

Note: An external RC load on the SCL line affects the target SCL frequency calculation.

14.4.3 SCL Clock Generation for Standard, Fast and Fast-Plus Modes

The master generates the I²C clock on the SCL line. When operating as a master, the software must configure the I²C clock on the SCL line. When operating as a master, the software must configure the I²C operating frequency.

The SCL high time is configured in the I²C Clock High Time register field *I2Cn_CLKHI.hi* using *Equation 14-2*. The SCL low time is configured in the I²C Clock Low Time register field *I2Cn_CLKLO.lo* using *Equation 14-3*. Each of these fields is 8-bits. The I²C frequency value is shown in *Equation 14-1*.

Equation 14-1: I²C Clock Frequency

$$f_{I2C_CLK} = \frac{1}{t_{I2C_CLK}}$$
 is either f_{PCLK} or f_{IBRO}

Equation 14-2: I²C Clock High Time Calculation


$$t_{SCL\ HI} = t_{I2C\ CLK} \times (I2Cn_CLKHI.hi + 1)$$

Equation 14-3: I²C Clock Low Time Calculation

$$t_{SCL\ LO} = t_{I2C\ CLK} \times (I2Cn_CLKLO.lo + 1)$$

Figure 14-2 shows the association between the SCL clock low and high times for Standard, Fast, and Fast Plus I²C frequencies.

Figure 14-2: I²C SCL Timing for Standard, Fast and Fast-Plus Modes



External masters or external slaves may be driving SCL simultaneously, affecting the SCL duty cycle during synchronization. By monitoring SCL, the controller can determine whether an external master or slave is holding SCL low. In either case, the controller waits until SCL is high before starting to count the number of SCL high cycles. Similarly, suppose an external master pulls SCL low before the controller has finished counting SCL high cycles. In that case, the controller starts counting SCL low cycles and releases SCL once the time period, *I2Cn CLKLO.lo*, has expired.

Because the controller does not start counting the high and low time until the input buffer detects the new value, the actual clock behavior is based on many factors, including bus loading, other devices on the bus holding SCL low, and the filter delay time of this device.

Analog Devices, Inc Page 207 of 420



14.4.4 SCL Clock Generation for Hs-Mode

Values to be programmed into the *I2Cn_HSCLK.hsclk_lo* register and *I2Cn_HSCLK.hsclk_hi* register must be determined to operate the I²C interface in Hs-Mode at its maximum speed (~3.4MHz). Since the Hs-Mode operation is entered by first using one of the lower speed modes for pre-amble, a relevant lower speed mode must also be configured. See *SCL Clock Generation for Standard, Fast and Fast-Plus Modes* for information regarding the configuration of lower speed modes.

14.4.4.1 Hs-Mode Timing

With I²C bus capacitances less than 100pf, the following specifications are extracted from the I²C-bus Specification and User Manual Rev. 6 April 2014 https://www.nxp.com/docs/en/user-guide/UM10204.pdf.

 $t_{LOW\ MIN}$ = 160ns, the minimum low time for the I²C bus clock.

 $t_{HIGH\ MIN}$ = 60ns, the minimum high time for the I²C bus clock.

 $t_{rCL\ MAX}$ = 40ns, the maximum rise time of the I²C bus clock.

 $t_{fCL\ MAX}$ = 40ns, the maximum fall time of the I²C bus clock.

14.4.4.2 Hs-Mode Clock Configuration

The maximum Hs-Mode bus clock frequency can now be determined. Calculate the required settings for Hs-Mode using the following equations.

Equation 14-4: I²C Target SCL Frequency

Desired Target Maximum
$$I^2C$$
 Frequency: $f_{SCL} = \frac{1}{t_{SCL}}$.

In Hs-Mode, the analog glitch filter (AF_MIN) within the device adds a minimum delay of t_{AF_MIN} = 10ns.

Equation 14-5: Determining the I2Cn_HSCLK.hsclk_lo Register Value

$$I2Cn_HSCLK. \, hsclk_lo = MAX \left\{ \left| \left(\frac{t_{LOW_MIN} + \, t_{FCL_MAX} + \, t_{I2C_CLK} - t_{AF_MIN}}{t_{I2C_CLK}} \right) \right| - 1, \qquad \frac{t_{SCL}}{t_{I2C_CLK}} - 1 \right\}$$

Equation 14-6: Determining the I2Cn_HSCLK.hsclk_hi Register Value

$$I2Cn_HSCLK.hsclk_hi = \left\lfloor \left(\frac{t_{HIGH_MIN} + t_{rCL_MAX} + t_{I2C_CLK} - t_{AF_MIN}}{t_{I2C_CLK}} \right) \right\rfloor - 1$$

Equation 14-7: The Calculated Frequency of the I²C Bus Clock Using the Results of Equation 14-5 and Equation 14-6

Calculated Frequency =
$$((I2Cn_HS_CLK.hsclk_hi + 1) + (I2Cn_HS_CLK.hsclk_lo + 1)) * t_{I2C_CLK}$$

Table 14-3 shows the I^2C bus clock calculated frequencies given different f_{SYS} clk frequencies.

Table 14-3: Calculated I²C Bus Clock Frequencies

f _{SYS_CLK} (MHz)	I2Cn_HSCLK.hsclk_hi	I2Cn_HSCLK.hsclk_lo	Calculated Frequency (MHz)
100	4	9	3.3
50	2	4	3.125
25	1	2	2.5

14.4.5 Master Mode Addressing

After a START condition, the I^2C slave address byte is transmitted by the hardware. The I^2C slave address is composed of a slave address followed by a read/write bit.

Analog Devices, Inc Page 208 of 420



Table 14-4: I²C Slave Address Format

Slave Address Bits		R/W Bit	Description
0000	000	0	General Call Address
0000	000	1	START Condition
0000	001	Х	CBUS Address
0000	010	Х	Reserved for different bus format
0000	011	Х	Reserved for future purposes
0000	1xx	Х	HS-mode master code
1111	1xx	Х	Reserved for future purposes
1111	0 <i>xx</i>	Х	10-bit slave addressing

In 7-bit addressing mode, the master sends one address byte. Address a 7-bit address slave as follows. First, clear the *I2Cn_MSTCTRL.ex_addr_en* field to 0, then write the address to the transmit FIFO formatted as follows:

Master writing to slave: 7-bit address : [A6 A5 A4 A3 A2 A1 A0 0]

Master reading from slave: 7-bit address : [A6 A5 A4 A3 A2 A1 A0 1]

In 10-bit addressing mode ($I2Cn_MSTCTRL.ex_addr_en = 1$), the first byte the master sends is the 10-bit slave address byte, which includes the first two bits of the 10-bit address, followed by a 0 for the R/W bit. That is followed by a second byte representing the remainder of the 10-bit address. If the operation is a write, this is followed by data bytes to be written to the slave. If the operation is a read, it is followed by a repeated START. The software then writes the 10-bit address again with a 1 for the R/W bit. This I^2C then starts receiving data from the slave device.

14.4.6 Master Mode Operation

The peripheral operates in master mode when master mode Enable <u>I2Cn_CTRL.mst_mode</u> = 1. To initiate a transfer, the master generates a START condition by setting <u>I2Cn_MSTCTRL.start</u> = 1. If the bus is busy, it does not generate a START condition until the bus is available.

A master can communicate with multiple slave devices without relinquishing the bus. Instead of generating a STOP condition after communicating with the first slave, the master generates a Repeated START condition, or RESTART, by setting I2Cn_MSTCTRL.restart = 1. If a transaction is in progress, the peripheral completes the transaction before generating a RESTART. The peripheral then transmits the slave address stored in the transmit FIFO. The I2Cn_MSTCTRL.restart bit is automatically cleared to 0 as soon as the master begins a RESTART condition.

IZCn MSTCTRL.start is automatically cleared to 0 after the master has completed a transaction and sent a STOP condition.

The master can also generate a STOP condition by setting I2Cn_MSTCTRL.stop = 1.

If both START and RESTART conditions are enabled simultaneously, a START condition is generated first. Then, at the end of the first transaction, a RESTART condition is generated.

If both RESTART and STOP conditions are enabled simultaneously, a STOP condition is not generated. Instead, a RESTART condition is generated. After the RESTART condition is generated, both bits are cleared.

If START, RESTART, and STOP are all enabled simultaneously, a START condition is first generated. At the end of the first transaction, a RESTART condition is generated. The *I2Cn MSTCTRL*.stop bit is cleared and ignored.

A slave cannot generate START, RESTART, or STOP conditions. Therefore, when master mode is disabled, the *I2Cn_MSTCTRL.start*, *I2Cn_MSTCTRL.restart*, and *I2Cn_MSTCTRL.stop* bits are all cleared to 0.

Analog Devices, Inc Page 209 of 420



For master mode operation, the following registers should only be configured when either:

- The I²C peripheral is disabled, or
- 2. The I²C bus is guaranteed to be idle/free.

If this peripheral is the only master on the bus, then changing the registers outside of a transaction (I2Cn_MSTCTRL.start = 0) satisfies this requirement:

- I2Cn CTRL.mst mode
- I2Cn CTRL.irxm en
- I2Cn CTRL.one mst mode
- I2Cn_CTRL.hs_en
- I2Cn_RXCTRL1.cnt
- I2Cn_MSTCTRL.ex_addr_en
- I2Cn MSTCTRL.mcode
- I2Cn_CLKLO.lo
- I2Cn_CLKHI.hi
- I2Cn HSCLK.hsclk lo
- I2Cn_HSCLK.hsclk_hi

In contrast to the above set of registers, these registers below can be safely (re)programmed at any time:

- All interrupt flags and interrupt enable bits
- I2Cn TXCTRLO.thd val
- I2Cn_RXCTRLO.thd_lvl
- I2Cn_TIMEOUT.scl_to_val
- I2Cn_DMA.rx_en
- I2Cn_DMA.tx_en
- I2Cn FIFO.data
- I2Cn_MSTCTRL.start
- I2Cn MSTCTRL.restart
- I2Cn_MSTCTRL.stop

14.4.6.1 I²C Master Mode Receiver Operation

When in master mode, initiating a master receiver operation begins with the following sequence:

- 1. Write the number of data bytes to receive to the I²C receive count field (I2Cn_RXCTRL1.cnt).
- 2. Write the I²C slave address byte to the I2Cn_FIFO register with the R/W bit set to 1
- 3. Send a START condition by setting I2Cn_MSTCTRL.start = 1
- 4. The slave address is transmitted by the controller from the *I2Cn_FIFO* register.
- 5. The I^2C controller receives an ACK from the slave, and the controller sets the address ACK interrupt flag (I2Cn INTFL0.addr ack = 1).
- 6. The I²C controller receives data from the slave and automatically ACKs each byte. The software must retrieve this data by reading the I2Cn FIFO register.
- 7. Once I2Cn_RXCTRL1.cnt data bytes have been received, the I²C controller sends a NACK to the slave and sets the Transfer Done Interrupt Status Flag (I2Cn_INTFLO.done = 1).
- If I2Cn_MSTCTRL.restart or I2Cn_M.stop is set, then the I²C controller sends a repeated START or STOP, respectively.

Analog Devices, Inc Page 210 of 420



14.4.6.2 I²C Master Mode Transmitter Operation

When in master mode, initiating a master transmitter operation begins with the following sequence:

- 1. Write the I²C slave address byte to the I2Cn_FIFO register with the R/W bit set to 0.
- 2. Write the desired data bytes to the *I2Cn_FIFO* register, up to the size of the transmit FIFO. (e.g., If the transmit FIFO size is 8 bytes, the software may write one address byte and seven data bytes before starting the transaction.)
- 3. Send a START condition by setting I2Cn_MSTCTRL.start = 1.
- 4. The controller transmits the slave address byte written to the *I2Cn_FIFO* register.
- 5. The I^2C controller receives an ACK from the slave, and the controller sets the address ACK interrupt flag $(I2Cn_INTFL0.addr_ack = 1)$.
- 6. The I2Cn_FIFO register data bytes are transmitted on the SDA line.
 - a. The I²C controller receives an ACK from the slave after each data byte.
 - b. As the transfer proceeds, the software should refill the transmit FIFO by writing to the *I2Cn_FIFO* register as needed.
 - c. If the transmit FIFO empties during this process, the controller pauses at the beginning of the byte and waits for the software to either write more data or instruct the controller to send a RESTART or STOP condition.
- 7. Once the software writes all the desired bytes to the *I2Cn_FIFO* register; the software should set either *I2Cn_MSTCTRL.restart* or *I2Cn_MSTCTRL.stop*.
- 8. Once the controller sends all the remaining bytes and empties the transmit FIFO, the hardware sets I2Cn_INTFLO.done and proceeds to send out either a RESTART condition if I2Cn_MSTCTRL.restart was set, or a STOP condition if I2Cn_MSTCTRL.stop was set.

14.4.6.3 I²C Multi-Master Operation

The I²C protocol supports multiple masters on the same bus. When the bus is free, two (or more) masters might try to initiate communication simultaneously. This is a valid bus condition. If this occurs, and the two masters want to transmit different data or address different slaves, only one master can remain in master mode and complete its transaction. The other master must stop transmission and wait until the bus is idle. This process by which the winning master is determined is called bus arbitration.

For each address or data bit, the master compares the data being transmitted on SDA to the value observed on SDA to determine which master wins the arbitration. If a master attempts to transmit a 1 on SDA (that is, the master lets SDA float) but senses a 0 instead, then that master loses arbitration, and the other master that sent a zero continues with the transaction. The losing master cedes the bus by switching off its SDA and SCL drivers.

Note: This arbitration scheme works with any number of bus masters: if more than two masters begin transmitting simultaneously, the arbitration continues as each master cedes the bus until only one master remains transmitting. Data is not corrupted because as soon as each master realizes it has lost the arbitration, it stops transmitting on SDA, leaving the following data bits sent on SDA intact.

If the I²C master peripheral detects it has lost the arbitration, it stops generating SCL; sets I2Cn_INTFLO.areri; sets I2Cn_INTFLO.tx_lockout, flushing any remaining data in the transmit FIFO; and clears I2Cn_MSTCTRL.start, I2Cn_MSTCTRL.restart, and I2Cn_MSTCTRL.stop to 0. So long as the peripheral is not addressed by the winning master, the I²C peripheral stays in master mode (I2Cn_CTRL.mst_mode = 1). If, at any time, another master addresses this peripheral using the address programmed in I2Cn_SLAVE.addr, then the I²C peripheral clears I2Cn_CTRL.mst_mode to 0 and begins responding as a slave. This can even occur during the same address transmission during which the peripheral lost arbitration.

Note: Arbitration loss is considered an error condition, and like the other error conditions, it sets I2Cn_INTFLO.tx_lockout to 1. Therefore, after an arbitration loss, the software needs to clear I2Cn_INTFLO.tx_lockout and reload the transmit FIFO.

Analog Devices, Inc Page 211 of 420



Also, in a multi-master environment, the software does *not* need to wait for the bus to become free before attempting to start a transaction (writing 1 to *I2Cn_MSTCTRL.start*). If the bus is free when *I2Cn_MSTCTRL.start* is set to 1, the transaction begins immediately. If, instead, the bus is busy, then the peripheral will:

- 1. Wait for the other master to complete the transaction(s) by sending a STOP,
- 2. Count out the bus free time using $t_{BUF} = t_{SCL\ LO}$ (see Equation 14-3), and then
- 3. Send a START condition and begin transmitting the slave address byte(s) in the transmit FIFO, followed by the rest of the transfer.

The I²C master peripheral is compliant with all bus arbitration and clock synchronization requirements of the I²C specification; this operation is automatic, and no additional programming is required.

14.4.7 Slave Mode Operation

When in slave mode, the I²C peripheral operates as a slave device on the I²C bus and responds to an external master's requests to transmit or receive data. To configure the I²C peripheral as a slave, write the I²Cn_CTRL.mst_mode bit to zero. The I²C clock, SCL, is driven by the external master on the bus, and I²Cn_STATUS.mst_busy remains a zero. The desired slave address must be set by writing to the I²Cn_SLAVE.addr register.

For slave mode operation, the following register fields should be configured with the I²C peripheral disabled:

- *I2Cn CTRL.mst mode* = 0 for slave operation.
- I²C slave address
 - I2Cn_SLAVE.addr must be set to the desired address for the device on the bus
 - I2Cn_SLAVE.ext_addr_en should be set to 1 for 10-bit addressing or 0 for 7-bit addressing
- I2Cn_CTRL.gc_addr_en
- I2Cn CTRL.irxm en
 - The recommended value for this field is 0. Note that a setting of 1 is incompatible with slave mode operation with clock stretching disabled (I2Cn_CTRL.clkstr_dis = 1).
- I2Cn CTRL.clkstr dis
- I2Cn CTRL.hs en
- I2Cn_RXCTRLO.dnr
 - SMBus/PMBus applications should set this to 0, while other applications should set this to 1.
- I2Cn_TXCTRLO.nack_flush_dis
- I2Cn TXCTRLO.rd addr flush dis
- I2Cn TXCTRLO.wr addr flush dis
- I2Cn_TXCTRLO.gc_addr_flush_dis
- I2Cn_TXCTRLO.preload_mode
 - The recommended value is 0 for applications that can tolerate slave clock stretching (I2Cn_CTRL.clkstr_dis = 0).
 - The recommended value is 1 for applications that do not allow slave clock stretching (I2Cn_CTRL.clkstr_dis = 1).
- I2Cn_CLKHI.hi
 - Applies to slave mode when clock stretching is enabled (I2Cn_CTRL.clkstr_dis = 0)
 - This is used to satisfy $t_{SU;DAT}$ after clock stretching; program it so that the value defined by Equation 14-2 is $= t_{SU;DAT(min)}$

Analog Devices, Inc Page 212 of 420



- I2Cn HSCLK.hsclk hi
 - Applies to slave mode in Hs Mode when clock stretching is enabled (I2Cn_CTRL.clkstr_dis = 0)
 - This is used to satisfy $t_{SU;DAT}$ after clock stretching during Hs-Mode operation; program it so that the value defined by Equation 14-6 is $>= t_{SU;DAT(min)}$

In contrast to the above register fields, the following register fields can be safely (re)programmed at any time:

- All interrupt flags and interrupt enables
- I2Cn TXCTRLO.thd val and I2Cn RXCTRLO.thd lvl
 - Transmit and receive FIFO threshold levels
- I2Cn_TXCTRL1.tx_rdy
 - Transmit ready (Can only be cleared by the hardware)
- I2Cn TIMEOUT.scl to val
 - Time out control
- I2Cn_DMA.rx_en and I2Cn_DMA.tx_en
 - Transmit and receive DMA Enables
- I2Cn FIFO.data
 - FIFO access register

14.4.7.1 Slave Transmitter

The device operates as a slave transmitter when the received address matches the device slave address with the R/W bit set to 1. The master is then reading from the device slave. There two main modes of slave transmitter operation: just-in-time mode and preload mode.

14.4.7.1.1 Just-In-Time Mode

In just-in-time mode, the software waits to write the transmit data to the transmit FIFO until after the master addresses it for a READ transaction, just in time, to send the data to the master. This allows the software to defer the determination of what data should be sent until the time of the address match. For example, the transmit data could be based on an immediately preceding I²C WRITE transaction that requests a certain block of data to be sent. The data could represent the latest, most up-to-date value of a sensor reading. Clock stretching *must* be enabled (*I2Cn_CTRL.clkstr_dis* = 0) for just-in-time mode operation.

Analog Devices, Inc Page 213 of 420



Program flow for transmit operation in just-in-time mode is as follows:

- 1. With I2Cn CTRL.en = 0, initialize all relevant registers, including:
 - a. Set the I2Cn SLAVE.addr field with the desired I2C slave address.
 - b. Set the I2Cn_SLAVE.ext_addr_en for either 7-bit or 10-bit addressing.
 - c. Just-in-time mode specific settings:
 - i) I2Cn CTRL. clkstr dis = 0
 - ii) *12Cn TXCTRL0*[5:2] = 0x8
 - iii) I2Cn_TXCTRLO.preload_mode = 0.
 - d. Program I2Cn_CLKHI.hi and I2Cn_HSCLK.hsclk_hi with appropriate values satisfying tsu;DAT (and HS tsu;DAT).
- 2. The software sets I2Cn CTRL.en = 1.
 - a. The controller is now listening for its address. The peripheral responds to its address with an ACK for either a transmit (R/W = 1) or receive (R/W = 0) operation.
 - b. When the address match occurs, the hardware sets I2Cn_INTFL0.addr_match and I2Cn_INTFL0.tx_lockout.
- 3. The software waits for <code>I2Cn_INTFLO.addr_match</code> = 1, either through polling the interrupt flag or setting <code>I2Cn_INTENO.addr_match</code> to interrupt the CPU.
- 4. After reading <code>I2Cn_INTFLO.addr_match = 1</code>, the software reads <code>I2Cn_CTRL.read</code> to determine whether the transaction is a transmit (read = 1) or receive (read = 0) operation. In this case, assume read = 1, indicating transmit.
 - a. At this point, the hardware holds SCL low until the software clears ICR_INTFLO.tx_lockout and loads data into the FIFO.
- 5. The software clears I2Cn_INTFLO.addr_match and I2Cn_INTFLO.tx_lockout. Now that I2Cn_INTFLO.tx_lockout is 0, the software can begin loading the transmit data into I2Cn_FIFO.
- 6. As soon as there is data in the FIFO, the hardware releases SCL (after counting out *I2Cn_CLKHI.hi*) and sends out the data on the bus.
- 7. While the master keeps requesting data and sending ACKs, *I2Cn_INTFLO.ddone* remains 0, and the software should continue to monitor the transmit FIFO and refill it as needed.
 - a. The FIFO level can be monitored synchronously through the transmit FIFO status/interrupt flags or asynchronously by setting I2Cn_TXCTRLO.thd_val and setting the I2Cn_INTENO.tx_thd interrupt.
 - b. If the transmit FIFO ever empties during the transaction, the hardware starts clock stretching and wait for it to be refilled.
- 8. The master ends the transaction by sending a NACK. Once this happens, the *I2Cn_INTFLO.done* interrupt flag is set, and the software can stop monitoring the transmit FIFO.
- 9. The transaction is complete. The software should clean up, including clearing *I2Cn_INTFLO.done* and clearing *I2Cn_INTENO.tx_thd* interrupt. Return to step 3, waiting on an address match.
- 10. If the software needs to know how many data bytes were transmitted to the master, it should check the transmit FIFO level as soon as the software sees I2Cn_INTFLO.done = 1 and use that to determine how many data bytes were successfully sent.
 - a. Note that any data remaining in the transmit FIFO is discarded before the next transmit operation; it is NOT necessary for the software to manually flush the transmit FIFO for this to occur.

14.4.7.1.2 Preload Mode

The other mode of operation for slave transmit is preload mode. In this mode, it is assumed that the software knows before the transmit operation what data it should send to the master. This data is then preloaded into the transmit FIFO. Once the address match occurs, this data can be sent out without any software intervention. Preload mode can be used with clock stretching either enabled or disabled, but it is the only option if clock stretching must be disabled.

Analog Devices, Inc Page 214 of 420



To use slave transmit preload mode:

- 1. With I2Cn CTRL.en = 0, initialize all relevant registers, including:
 - a. Set the I2Cn SLAVE.addr field with the desired I2C slave address.
 - b. Set the I2Cn_SLAVE.ext_addr_en for either 7-bit or 10-bit addressing.
 - c. Preload mode specific settings:
 - i) I2Cn CTRL.cl clk stretch dis = 1
 - ii) *12Cn TXCTRL0*[5:2] = 0xF
 - iii) I2Cn_TXCTRLO.preload_mode = 1.
- 2. The software sets I2Cn CTRL.en = 1.
 - a. Even though the controller is enabled, at this point, it will not ACK an address match with R/W = 1 until the software sets I2Cn_TXCTRL1.preload_rdy = 1.
- 3. The software prepares for the transmit operation by loading data into the transmit FIFO, enabling DMA, setting \(\begin{align*} \lambda \text{2Cn_TXCTRL0.thd_val}, \text{ and setting the } \lambda \text{2Cn_INTEN0.tx_thd} \text{ interrupt, as well as any other required settings.} \end{align*}
 - a. If clock stretching is disabled, an empty transmit FIFO during the transmit operation causes a transmit underrun error. Therefore, the software should take any necessary steps to avoid an underrun *before* setting l2Cn_TXCTRL1.preload_rdy = 1.
 - b. If clock stretching is enabled, then an empty transmit FIFO does not cause a transmit underrun error. However, it is recommended to follow the same preparation steps to minimize the amount of time spent clock stretching, letting the transaction complete as quickly as possible.
- 4. Once the software has prepared for the transmit operation, the software should set \(\begin{align*} \lambda \text{TXCTRL1.preload_rdy} = 1. \end{align*} \)
 - a. The controller is now fully enabled and responds with an ACK to an address match.
 - b. The hardware sets <code>I2Cn_INTFLO.addr_match</code> once an address match has occurred. <code>I2Cn_INTFLO.tx_lockout</code> is NOT set and remains 0.
- 5. The software waits for *I2Cn_INTFLO.addr_match* = 1, either through polling the interrupt flag or setting *I2Cn_INTENO.amie* to interrupt the CPU.
- 6. After seeing <code>/2Cn_INTFLO.addr_match</code> = 1, the software reads <code>/2Cn_CTRL.read</code> to determine whether the transaction is a transmit (read = 1) or receive (read = 0) operation. In this case, assume <code>/2Cn_CTRL.read</code>, indicating transmit:
 - a. At this point, the hardware begins sending out the preloaded data into the transmit FIFO.
 - b. Once the first data byte is sent, the hardware also automatically clears I2Cn TXCTRL1.preload rdy to 0.

Analog Devices, Inc Page 215 of 420



- 7. While the master keeps requesting data and sending ACKs, *I2Cn_INTFL0.done* remains 0, and the software should continue to monitor the transmit FIFO and refill it as needed.
 - a. The FIFO level can be monitored synchronously through the transmit FIFO interrupt flags or asynchronously by setting *I2Cn TXCTRLO.thd val* and setting *I2Cn INTENO.tx thd* interrupt.
 - b. If clock stretching is disabled and the transmit FIFO ever empties during the transaction, the hardware sets *I2Cn INTFL1.tx un* = 1 and sends 0xFF for all following data bytes requested by the master.
- 8. The master ends the transaction by sending a NACK. Once this happens, the I2Cn INTFLO.done interrupt flag is set.
 - a. If the transmit FIFO goes empty at the same time that the master indicates the transaction is complete by sending a NACK, this is not considered an underrun event, *I2Cn_INTFL1.tx_un* flag remains 0.
- 9. The transaction is complete. The software should clean up, which should include clearing I2Cn_INTFL0.done.
 - a. If the software needs to know how many data bytes were transmitted to the master, it should check the transmit FIFO level as soon as the software sees I2Cn_INTFLO.done = 1 and use that to determine how many data bytes were successfully sent.
 - b. By default, any data remaining in the transmit FIFO is NOT discarded and instead is reused for the next transmit operation.
 - c. If this is not desired, the software can flush the transmit FIFO. The safest way to do this is by clearing and then resetting *I2Cn_CTRL.en*. This flushes both the transmit and receive FIFOs.
 - d. Return to step 3 and prepare for the next transaction.

Once a slave starts transmitting out of the *I2Cn_FIFO*, detection of an out of sequence STOP, START, or RESTART condition terminates the current transaction. When a transaction is terminated in such a manner, *I2Cn_INTFLO.start_err* or *I2Cn_INTFLO.stop_err* is set to 1.

If the transmit FIFO is not ready ($I2Cn_TXCTRL1.preload_rdy = 0$) and the I²C controller receives a data read request from the master, the hardware automatically sends a NACK at the end of the first address byte. In this case, the setting of the do not respond field is ignored by the hardware because the only opportunity to send a NACK for an I²C read transaction is after the address byte.

Analog Devices, Inc Page 216 of 420



14.4.7.2 Slave Receivers

The device operates as a slave receiver when the received address matches the device slave address with the R/W bit set to 0. The external master is writing to the slave.

Program flow for a receive operation is as follows:

- 1. With I2Cn_CTRL.en = 0, initialize all relevant registers, including:
 - a. Set the I2Cn SLAVE.addr field with the desired I2C slave address.
 - b. Set the I2Cn SLAVE.ext addr en for either 7-bit or 10-bit addressing.
- 2. Set *I2Cn_CTRL.en* = 1.
 - a. If an address match with R/W = 0 occurs, and the receive FIFO is empty, the peripheral responds with an ACK, and the *I2Cn INTFLO.addr match* flag is set.
 - b. If the receive FIFO is not empty, then depending on the value of *I2Cn_RXCTRLO.dnr*, the peripheral NACKs either the address byte (*I2Cn_RXCTRLO.dnr* = 1) or the first data byte (*I2Cn_RXCTRLO.dnr* = 0).
- 3. Wait for I2Cn_INTFLO.addr_match = 1, either by polling or by enabling the wr_addr_match interrupt to the CPU. Once a successful address match occurs, the hardware sets I2Cn_INTFLO.addr_match = 1.
- 4. Read I2Cn_CTRL.read to determine whether the transaction is a transmit (I2Cn_CTRL.read = 1) or receive (I2Cn_CTRL.read = 0) operation. In this case, assume I2Cn_CTRL.read = 0, indicating receive. At this point, the device begins receiving data into the receive FIFO.
- 5. Clear I2Cn_INTFLO.addr_match, and while the master keeps sending data, I2Cn_INTFLO.done remains 0, and the software should continue to monitor the receive FIFO and empty it as needed.
 - a. The FIFO level can be monitored synchronously through the receive FIFO status/interrupt flags or asynchronously by setting I2Cn_RXCTRLO.thd_IvI and enabling the I2Cn_INTFLO.rx_thd interrupt.
 - b. If the receive FIFO ever fills up during the transaction, then the hardware sets *I2Cn_INTFL1.rx_ov* and then either:
 - If I2Cn_CTRL.clkstr_dis = 0, start clock stretching and wait for the software to read from the receive FIFO,
- ii. If I2Cn_CTRL.clkstr_dis = 1, respond to the master with a NACK, and the last byte is discarded.
- 6. The master ends the transaction by sending a RESTART or STOP. Once this happens, the *I2Cn_INTFLO.done* interrupt flag is set, and software can stop monitoring the receive FIFO.
- 7. Once a slave starts receiving into its receive FIFO, detection of an out of sequence STOP, START, or RESTART condition releases the I²C bus to the Idle state, and the hardware sets the I2Cn_INTFLO.start_err field or I2Cn_INTFLO.stop_err field to 1 based on the specific condition.

Suppose the software has not emptied the data in the receive FIFO from the previous transaction by the time a master addresses it for another write transaction (i.e., a slave receive). In that case, the controller does *not* participate in the transaction, and no additional data is written into the FIFO. Although a NACK *is* sent to the master, the software can control whether the NACK is sent with the initial address match or at the end of the first data byte. Setting *I2Cn_RXCTRLO.dnr* to 1 sends the NACK with the initial address match. Setting *I2Cn_RXCTRLO.dnr* to 0 chooses to send the NACK at the end of the first data byte.

Analog Devices, Inc Page 217 of 420



14.4.8 Interrupt Sources

The I²C controller has a very flexible interrupt generator that generates an interrupt signal to the interrupt controller on any of several events. On recognizing the I²C interrupt, the software determines the cause of the interrupt by reading the I²C interrupt flags registers I2Cn INTFLO and I2Cn INTFL1. Interrupts can be generated for the following events:

- In either master or slave mode:
 - Transaction complete
 - Transaction timeout
 - FIFO is empty, not empty, and full to a configurable threshold level
 - Transmit FIFO lockout during a FIFO flush
 - Out of sequence START and STOP conditions
- In master mode only:
 - Address ACK or NACK received from the slave
 - Data NACK received from the slave
 - Lost arbitration
- In slave mode only:
 - Sent a NACK to an external master because the transmit or receive FIFO was not ready
 - Incoming address match
 - Transmit FIFO underflow or receive FIFO overflow

Interrupts for each event can be enabled or disabled by setting or clearing the corresponding bit in the *I2Cn_INTENO* or *I2Cn_INTEN1* interrupt enable registers.

Note: Disabling the interrupt does not prevent the corresponding flag from being set by the hardware but does prevent an interrupt when the interrupt flag is set.

Note: Before enabling an interrupt, the status of the corresponding interrupt flag should be checked and, if necessary, serviced or cleared. This prevents a previous interrupt event from interfering with a new l^2C communications session.

14.4.9 Transmit FIFO and Receive FIFO

There are separate transmit and receive FIFOs. Both are accessed using the FIFO data register *I2Cn_FIFO*. Writes to this register enqueue data into the transmit FIFO. Writing to a full transmit FIFO has no effect. Reads from *I2Cn_FIFO* dequeue data from the receive FIFO. Writing to a full transmit FIFO has no effect, and reading from an empty receive FIFO returns 0xFF.

The transmit and receive FIFO only reads or writes one byte at a time. Transactions larger than 8 bits can still be performed, however. A 16- or 32-bit write to the transmit FIFO stores just the lowest 8 bits of the write data. A 16- or 32-bit read from the receive FIFO has the valid data in the lowest 8 bits and 0's in the upper bits. In any case, the transmit and receive FIFOs only accepts 8 bits at a time for either read or write.

To offload work from the CPU, the DMA can read and write to each FIFO. See section *DMA Control* for more information on configuring the DMA.

During a receive transaction (which during master operation is a READ, and during slave operation is a WRITE), received bytes are automatically written to the receive FIFO. The software should monitor the receive FIFO level and unload data from it as needed by reading I2Cn_FIFO. If the receive FIFO becomes full during a master mode transaction, then the controller sets the I2Cn_INTFL1.rx_ov the I2Cn_INTFL1.rx_ov bit, and one of two things happen, depending on the value of I2Cn_CTRL.clkstr_dis:

• If clock stretching is enabled (I2Cn_CTRL.clkstr_dis = 0), then the controller stretches the clock until the software makes space available in the receive FIFO by reading from I2Cn_FIFO. Once space is available, the peripheral

Analog Devices, Inc Page 218 of 420



moves the data byte from the shift register into the receive FIFO, the SCL device pin is released, and the master is free to continue the transaction.

• If clock stretching is disabled (*I2Cn_CTRL.clkstr_dis* = 1), the controller responds to the master with a NACK, and the data byte is lost. The master can return the bus to idle with a STOP condition or start a new transaction with a RESTART condition.

During a transmit transaction (which during master operation is a WRITE, and during slave operation is a READ), either the software or the DMA can provide data to be transmitted by writing to the transmit FIFO. Once the peripheral finishes transmitting each byte, it removes it from the transmit FIFO and, if available, begins transmitting the next byte.

Interrupts can be generated for the following FIFO status:

- Transmit FIFO level less than or equal to the threshold
- Receive FIFO level greater than or equal to the threshold
- Transmit FIFO underflow
- Receive FIFO overflow
- Transmit FIFO locked for writing

Both the receive and transmit FIFOs are flushed when the I^2C port is disabled by clearing $I2Cn_CTRL.en = 0$. While the peripheral is disabled, writes to the transmit FIFO have no effect and reads from the receive FIFO return 0xFF.

The transmit FIFO and receive FIFO can be flushed by setting the transmit FIFO flush bit (*I2Cn_TXCTRL0.flush* = 1) or the receive FIFO flush bit (*I2Cn_RXCTRL0.flush* = 1), respectively. In addition, under certain conditions, the transmit FIFO is automatically locked by the hardware and flushed so stale data is not unintentionally transmitted. The transmit FIFO is automatically flushed and writes locked out from software under the following conditions:

- General call address match Automatic flushing and lockout can be disabled by setting I2Cn_TXCTRLO.gc_addr_flush_dis.
- Slave address match write Automatic flushing and lockout can be disabled by setting
 I2Cn_TXCTRLO.wr_addr_flush_dis.
- Slave address match read Automatic flushing and lockout can be disabled by setting
 I2Cn TXCTRLO.rd addr flush dis.
- During operation as a slave transmitter, a NACK is received. Automatic flushing and lockout can be disabled by setting I2Cn_TXCTRLO.nack_flush_dis.
- Any of the following interrupts (Automatic flushing cannot be disabled for these conditions):
 - Arbitration error
 - Timeout error
 - Master mode address NACK error
 - Master mode data NACK error
 - Start error
 - Stop error

When the above conditions occur, the transmit FIFO is flushed so that data intended for a previous transaction is not transmitted unintentionally for a new transaction. In addition to flushing the transmit FIFO, the transmit lockout flag is set (I2Cn_INTFLO.tx_lockout = 1), and writes to the transmit FIFO are ignored until the software acknowledges the external event by clearing I2Cn_INTFLO.tx_lockout.

Analog Devices, Inc Page 219 of 420



14.4.10 Transmit FIFO Preloading

There may be situations during slave mode operation where software wants to preload the transmit FIFO before transmission, such as when clock stretching is disabled. In this scenario, rather than responding to an external master requesting data with an ACK and clock stretching while software writes the data to the transmit FIFO, the controller instead responds with a NACK until the software has preloaded the requested data into the transmit FIFO.

When transmit FIFO preloading is enabled, the software controls ACKs to the external master using the transmit ready (I2Cn_TXCTRL1.preload_rdy) bit. When I2Cn_TXCTRL1.preload_rdy is set to 0, the hardware automatically NACKs all read transactions from the master. Setting I2Cn_TXCTRL1.preload_rdy to 1 sends an ACK to the master on the next read transaction and transmits the data in the transmit FIFO. Preloading the transmit FIFO should be complete before setting the I2Cn_TXCTRL1.preload_rdy field to 1.

The required steps for implementing transmit FIFO Preloading in an application are as follow:

- 1. Enable transmit FIFO preloading by setting <code>I2Cn_TXCTRLO.preload_mode</code> to 1. This automatically clears <code>I2Cn_TXCTRL1.preload_rdy</code> to 0.
- 2. If the transmit FIFO lockout flag (I2Cn_INTFLO.tx_lockout) is set to 1, write 1 to clear the flag and enable writes to the transmit FIFO.
- 3. Enable DMA or Interrupts if required.
- 4. Load the transmit FIFO with the data to send when the master sends the next read request.
- 5. Set I2Cn_TXCTRL1.preload_rdy to 1 to automatically let the hardware send the preloaded FIFO on the next read from a master.
- 6. *I2Cn_TXCTRL1.preload_rdy* is cleared by the hardware once it finishes transmitting the first byte, and data is transmitted from the transmit FIFO. Once cleared, the software may repeat the preloading process or disable transmit FIFO preloading.

Note: To prevent the preloaded data from being cleared when the master tries to read it, the software must at least set I2Cn_TXCTRLO.rd_addr_flush_dis to 1, disabling auto flush on READ address match. The software determines whether the other auto flush disable bits should be set. For example, if a master uses I²C WRITE transactions to determine what data the slave should send in the following READ transactions, then the software can clear I2Cn_TXCTRLO.wr_addr_flush_dis to 0. Then when a WRITE occurs, the transmit FIFO is flushed, giving the software time to load the new data. For the READ transaction, the external master can poll the slave address until the new data has been loaded and I2Cn_TXCTRL1.preload_rdy is set, at which point the peripheral responds with an ACK.

14.4.11 Interactive Receive Mode (IRXM)

In some situations, the I^2C peripheral might want to inspect and respond to each byte of received data. In this case, IRXM can be used. IRXM is enabled by setting $I^2Cn_CTRL.irxm_en = 1$. If IRXM is enabled, it must occur before any I^2C transfer is initiated.

When IRXM is enabled, after every data byte received, the I²C peripheral automatically holds SCL low before the ACK bit. Additionally, after the 8th SCL falling edge, the I²C peripheral sets the IRXM interrupt status flag (I2Cn_INTFLO.irxm = 1). The software must read the data and generate a response (ACK or NACK) by setting the IRXM acknowledge (I2Cn_CTRL.irxm_ack) bit accordingly. Send an ACK by clearing the I2Cn_CTRL.irxm_ack bit to 0. Send a NACK by setting the I2Cn_CTRL.irxm_ack bit to 1.

After setting the *I2Cn_CTRL.irxm_ack* bit, clear the IRXM interrupt flag. Write 1 to *I2Cn_INTFL0.irxm* to clear the interrupt flag. When the IRXM interrupt flag is cleared, the I²C peripheral hardware releases the SCL line and sends the *I2Cn_CTRL.irxm_ack* on the SDA line.

While the I²C peripheral is waiting for the software to clear the I2Cn_INTFLO.irxm flag, the software can disable IRXM and, if operating as a master, load the remaining number of bytes to be received for the transaction. This allows the software to examine the initial bytes of a transaction, which might be a command, and then disable IRXM to receive the remaining bytes in normal operation.

Analog Devices, Inc Page 220 of 420



During IRXM, received data is not placed in the receive FIFO. Instead, the *I2Cn_FIFO* address is repurposed to directly read the receive shift register, bypassing the receive FIFO. Therefore, before disabling IRXM, the software must first read the data byte from *I2Cn_FIFO.data*. If the IRXM byte is not read, the byte is lost, and the next read from the receive FIFO returns 0xFF.

Note: IRXM does not apply to address bytes, only to data bytes.

Note: IRXM does not apply to general call address responses or START byte responses.

Note: When enabling IRXM and operating as a slave, clock stretching must remain enabled (I2Cn_CTRL.clkstr_dis = 0).

14.4.12 Clock Stretching

When the I²C peripheral requires some response or intervention from the software to continue with a transaction, it holds SCL low, preventing the transfer from continuing. This is called "clock stretching" or "stretching the clock." While the I²C Bus Specification defines the term "clock stretching" to only apply to a slave device holding the SCL line low, this section describes situations where the I²C peripheral holds the SCL line low in either slave *or* master mode and refers to *both* as clock stretching.

When the I²C peripheral stretches the clock, it typically does so in response to either a full receive FIFO during a receive operation or an empty transmit FIFO during a transmit operation. Necessarily, this occurs before the next data byte begins, either between the ACK bit and the first data bit or, if at the beginning of a transaction, immediately after a START or RESTART condition. However, when operating in IRXM (I2Cn_CTRL.irxm_en = 1), the peripheral can also clock stretch before the ACK bit, allowing the software to decide whether to send an ACK or NACK.

For a transmit operation (as either master or slave), when the transmit FIFO is empty, SCL is automatically held low after the ACK bit and before the next data byte begins. The software must write data to *I2Cn_FIFO.data* to stop clock stretching and continue the transaction. However, if operating in master mode, instead of sending more data, the software may also set either *I2Cn_MSTCTRL.stop* or *I2Cn_MSTCTRL.restart* to send a STOP or RESTART condition, respectively.

For a receive operation (as either master or slave), when both the receive FIFO and the receive shift register are full, SCL is automatically held low until at least one data byte is read from the receive FIFO. The software must read data from I2Cn_FIFO.data to stop clock stretching and continue the transaction. If operating in master mode and this is the final byte of the transaction, as determined by I2Cn_RXCTRL1.cnt, the software must also set either I2Cn_MSTCTRL.stop or I2Cn_MSTCTRL.restart to send a STOP or RESTART condition, respectively. This must be done in addition to reading from the receive FIFO since the peripheral cannot start sending the STOP or RESTART until the last data byte has been moved from the receive shift register into the receive FIFO. (This automatically occurs once there is space in the receive FIFO.)

Note: Since some masters do not support other devices stretching the clock, it is possible to completely disable all clock stretching during slave mode by setting I2Cn_CTRL.clkstr_dis to 1 and clearing I2Cn_CTRL.irxm_en to 0. In this case, instead of clock stretching, the peripheral automatically sends a NACK if receiving data or sends 0xFF if transmitting data.

Note: The clock synchronization required to support other I^2C master or slave devices stretching the clock is built into the peripheral and requires no intervention from software to operate correctly.

14.4.13 Bus Timeout

The timeout register, <code>I2Cn_TIMEOUT.scl_to_val</code>, is used to detect bus errors. <code>Equation 14-8</code> and <code>Equation 14-9</code> show equations for calculating the maximum and minimum timeout values based on the value loaded into the <code>I2Cn_TIMEOUT.scl_to_val</code> field.

Equation 14-8: I²C Timeout Maximum

$$t_{\textit{TIMEOUT}} \leq \left(\frac{1}{f_{\textit{I2C_CLK}}}\right) \times \left(\left(\textit{I2Cn_TIMEOUT}.scl_to_val \times 32\right) + 3\right)$$

Analog Devices, Inc Page 221 of 420



Due to clock synchronization, the timeout is guaranteed to meet the following minimum time calculation shown in *Equation 14-9*.

Equation 14-9: I²C Timeout Minimum

$$t_{\textit{TIMEOUT}} \leq \left(\frac{1}{f_{\textit{I2C_CLK}}}\right) \times \left(\left(\textit{I2Cn_TIMEOUT}.\,\textit{scl_to_val} \times 32\right) + 2\right)$$

The timeout feature is disabled when $I2Cn_TIMEOUT.scl_to_val = 0$ and is enabled for any non-zero value. When the timeout is enabled, the timeout timer starts counting when the I^2C peripheral hardware drives SCL low and is reset by the I^2C peripheral hardware when the SCL line is released.

The timeout counter only monitors if the I²C peripheral hardware is driving the SCL line low. It does not monitor if an external I²C device is actively holding the SCL line low. The timeout counter also does not monitor the status of the SDA line.

If the timeout timer expires, a bus error condition has occurred. When a timeout error occurs, the I^2C peripheral hardware releases the SCL and SDA lines and sets the timeout error interrupt flag to 1 ($I2Cn_INTFLO.to_err = 1$).

For applications where the device may hold the SCL line low longer than the maximum timeout supported, the timeout can be disabled by setting the timeout field to 0 (*I2Cn_TIMEOUT*.scl_to_val = 0).

14.4.14 DMA Control

There are independent DMA channels for each transmit FIFO and receive FIFO. DMA activity is triggered by the transmit FIFO (*I2Cn TXCTRL0.thd val*) and receive FIFO (*I2Cn RXCTRL0.thd lvl*) threshold levels.

When the transmit FIFO byte count (I2Cn_TXCTRL1.IvI) is less than or equal to the transmit FIFO Threshold Level I2Cn_TXCTRL0.thd val, then the DMA transfers data into the transmit FIFO according to the DMA configuration.

The DMA burst size should be set as shown in *Equation 14-10* to ensure the DMA does not overflow the transmit FIFO:

Equation 14-10: DMA Burst Size Calculation for I²C Transmit

```
DMA\ Burst\ Size\ \le TX\ FIFO\ Depth\ -\ I2Cn\_TXCTRL0.\ tx\_thresh\ =\ 8\ -\ I2Cn\_TXCTRL0.\ tx\_thresh where 0\ \le I2Cn\_TXCTRL0.\ tx\_thresh\ \le 7
```

Applications trying to avoid transmit underflow or clock stretching should use a smaller burst size and higher 12Cn_TXCTRL0.thd_val setting. This fills up the FIFO more frequently but increases internal bus traffic.

When the receive FIFO count (*I2Cn_RXCTRL1.lvI*) is greater than or equal to the receive FIFO Threshold Level *I2Cn_RXCTRL0.thd_lvI*, the DMA transfers data out of the receive FIFO according to the DMA configuration. The DMA burst size should be set as shown in *Equation 14-11* to ensure the DMA does not underflow the receive FIFO:

Equation 14-11: DMA Burst Size Calculation for I²C Receive

$$DMA\ Burst\ Size \leq I2Cn_RXCTRL0.rx_thresh$$

where
$$1 \le I2Cn_RXCTRL0.rx_thresh \le 8$$

Applications trying to avoid receive overflow or clock stretching should use a smaller burst size and lower l2Cn_RXCTRL0.thd_lvl. This results in reading from the receive FIFO more frequently but increases internal bus traffic.

Note: For receive operations, the length of the DMA transaction (in bytes) must be an integer multiple of $I2Cn_RXCTRL0$.thd_Ivl. Otherwise, the receive transaction ends with some data still in the receive FIFO, but not enough to trigger an interrupt to the DMA, leaving the DMA transaction incomplete. One easy way to ensure this for all transaction lengths is to set burst size to 1 (I2Cn_RXCTRL0.thd_Ivl = 1).

To enable DMA transfers, enable the transmit DMA channel (I2Cn_DMA.tx_en) and the receive DMA channel (I2Cn_DMA.rx_en) if receiving data.

Analog Devices, Inc Page 222 of 420



14.5 Registers

See *Table 3-3* for the base address of this peripheral/module. If multiple instances of the peripheral are provided, each instance has its own independent set of the registers shown in *Table 14-5*. Register names for a specific instance are defined by replacing "n" with the instance number. For example, a register PERIPHERALn_CTRL resolves to PERIPHERALO_CTRL and PERIPHERAL1_CTRL for instances 0 and 1, respectively.

See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Table 14-5: I²C Register Summary

Offset	Register	Description
[0x0000]	I2Cn_CTRL	I ² C Control Register
[0x0004]	I2Cn_STATUS	I ² C Status Register
[0x0008]	I2Cn_INTFL0	I ² C Interrupt Flags 0 Register
[0x000C]	I2Cn_INTEN0	I ² C Interrupt Enable 0 Register
[0x0010]	I2Cn_INTFL1	I ² C Interrupt Flags 1 Register
[0x0014]	I2Cn_INTEN1	I ² C Interrupt Enable 1 Register
[0x0018]	I2Cn_FIFOLEN	I ² C FIFO Length Register
[0x001C]	I2Cn_RXCTRL0	I ² C Receive Control O Register
[0x0020]	I2Cn_RXCTRL1	I ² C Receive Control 1 Register
[0x0024]	I2Cn_TXCTRL0	I ² C Transmit Control 0 Register
[0x0028]	I2Cn_TXCTRL1	I ² C Transmit Control 1 Register
[0x002C]	I2Cn_FIFO	I ² C Transmit and Receive FIFO Register
[0x0030]	I2Cn_MSTCTRL	I ² C Master Control Register
[0x0034]	I2Cn_CLKLO	I ² C Clock Low Time Register
[0x0038]	I2Cn_CLKHI	I ² C Clock High Time Register
(0x003C)	I2Cn_HSCLK	I ² C Hs-Mode Clock Control Register
[0x0040]	I2Cn_TIMEOUT	I ² C Timeout Register
[0x0048]	I2Cn_DMA	I ² C DMA Enable Register
[0x004C]	I2Cn_SLAVE	I ² C Slave Address Register

14.5.1 Register Details

Table 14-6: I²C Control Register

I ² C Control				12Cn_CTRL [0x0000]		
Bits	Field	Access	Reset	Description		
31:16	-	RO	0	Reserved		
15	hs_en	R/W	0	Hs-Mode Enable		
				Set this field to 1 for I ² C Hs-Mode operation.		
				0: Disabled 1: Enabled		
14	-	RO	0	Reserved		
13	one_mst_mode	R/W	0	Single Master Only		
				When set to 1, the device MUST ONLY be a slave devices that are NOT going to hold So stretch)		

Analog Devices, Inc Page 223 of 420



I ² C Contro	ı			I2Cn_CTRL [0x0000]		
Bits	Field	Access	Reset	Description		
12	clkstr_dis	R/W	0	Slave Mode Clock Stretching		
				0: Enabled		
	read	R	0	1: Disabled		
11	reau	K	U	Slave Read/Write Bit Status	respined address match	
				Returns the logic level of the R/W bit on a (I2Cn_INTFLO.addr_match = 1) or general c		
				(I2Cn_INTFLO.gc_addr_match = 1). This bit		
				the address match status flag is set.		
10	bb_mode	R/W	0	Software Output Control Enabled		
				Setting this field to 1 enables software bit-	bang control of the I ² C Bus.	
				0: The I ² C controller manages the SDA ar		
				1: SDA and SCL are controlled by the soft I2Cn CTRL.scl out fields.	ware using the I2Cn_CIRL.sda_out and	
9	sda	R	-	SDA Status		
				0: SDA pin is logic low.		
				1: SDA pin is logic high.		
8	scl	R	-	SCL Status		
				0: SCL pin is logic low. 1: SCL pin is logic high.		
7	sda_out	R/W	0	SDA Pin Output Control		
	_			Set the state of the SDA hardware pin (acti	vely pull low or float).	
				0: Pull SDA Low		
				1: Release SDA		
				Note: Only valid when I2Cn_CTRL.bb_mode	? = 1	
6	scl_out	R/W	0	SCL Pin Output Control		
				Set the state of the SCL hardware pin (activ	vely pull low or float).	
				0: Pull SCL low 1: Release SCL		
				Note: Only valid when I2Cn CTRL.bb mode	e = 1	
5	-	RO	0	Reserved	<u> </u>	
4	irxm_ack	R/W	0	IRXM Acknowledge		
_				If IRXM is enabled (I2Cn_CTRL.rx_mode = 1). this field determines if the hardware	
				sends an ACK or a NACK to an IRXM transa		
				0: Respond to IRXM with an ACK.		
_	:	D/M/		1: Respond to IRXM with a NACK.		
3	irxm_en	R/W	0	IRXM Enable	internation was in an all (IDVAA)	
				When receiving data, this field allows for a interrupt event after each received byte of		
				enabled to send either an ACK or NACK for	·	
				section for detailed information.		
				0: Disable		
				1: Enable	inactivo	
	gc_addr_en	R/W	0	Note: Only set this field when the I ² C bus is	muchve.	
2	gc_audi_eii	11/ VV	J	General Call Address Enable 0: Ignore General Call Address		
				1: Acknowledge General Call Address		

Analog Devices, Inc Page 224 of 420



I ² C Contro	ol			I2Cn_CTRL	[0x0000]
Bits	Field	Access	Reset	Description	
1	mst_mode	R/W	0	Master Mode Enable	
				0: Slave mode enabled.	
				1: Master mode enabled.	
0	en	R/W	0	I ² C Peripheral Enable	
				0: Disabled	
				1: Enabled	

Table 14-7: I²C Status Register

I ² C Status				I2Cn_STATUS	[0x0004]	
Bits	Field	Access	Reset	Description		
31:6	-	RO	0	Reserved		
5	mst_busy	RO	0	Master Mode I ² C Bus Transaction Active		
				The peripheral is operating in master mode, and START command is in progress on the I ² C bus. Th the transaction with a STOP command. This bit c performs clock stretching.	nis bit reads 1 until the master ends	
				0: Device not actively driving SCL clock cycles. 1: Device operating as master and actively driv	ring SCL clock cycles.	
4	tx_full	RO	0	Transmit FIFO Full		
				0: Not full 1: Full		
3	tx_em	RO	1	Transmit FIFO Empty		
				0: Not empty 1: Empty		
2	rx_full	RO	0	Receive FIFO Full		
				0: Not full 1: Full		
1	rx_em	RO	1	Receive FIFO Empty		
				0: Not empty 1: Empty		
0	busy	RO	0	Master or Slave Mode I ² C Busy Transaction Acti	ve	
				The peripheral is operating in master or slave mowith a START command is in progress on the I ² C peripheral acting as a master or an external mast command. This bit continues to read 1 while a slave of I ² C bus is idle.	bus. This bit reads 1 until the ter ends the transaction with a STOP	
				1: I ² C bus transaction in progress.		

Table 14-8: I²C Interrupt Flag 0 Register

I ² C Interrupt Flag 0				I2Cn_INTFL0	[0x0008]		
Bits	Field	Access	Reset	Description			
31:24	-	RO	0	Reserved	Reserved		
23	wr_addr_match	R/W1C	0	Slave Write Address Match Interrupt Flag			
				If set, the device has been accessed for a write (i.e., receive) transaction in slave mode, and the address received matches the device slave address.			
				0: No address match. 1: Address match.			

Analog Devices, Inc Page 225 of 420



I ² C Interru	I ² C Interrupt Flag 0			I2Cn_INTFL0	[0x0008]	
Bits	Field	Access	Reset	Description		
22	rd_addr_match	R/W1C	0	Slave Read Address Match Interrupt Flag		
				If set, the device has been accessed for a read (i.e., transmit) transaction in slave mode, and the address received matches the device slave address.		
				0: No address match. 1: Address match.		
21:17	-	RO	0	Reserved		
16	-	R/W1C	0	MAMI Interrupt Flag		
15	tx_lockout	R/W1C	0	Transmit FIFO Locked Interrupt Flag		
				If set, the transmit FIFO is locked and writes to t set, the transmit FIFO is automatically flushed. V ignored until this flag is cleared. Write 1 to clear	Vrites to the transmit FIFO are	
				0: Transmit FIFO not locked. 1: Transmit FIFO is locked, and all writes to the	e transmit FIFO are ignored.	
14	stop_err	R/W1C	0	Out of Sequence STOP Interrupt Flag		
				This flag is set if a STOP condition occurs out of s Writing 0 has no effect.	sequence. Write 1 to clear this field.	
				O: Normal operation 1: Out of sequence STOP condition occurred.		
13	start_err	R/W1C	0	Out of Sequence START Interrupt Flag		
				This flag is set if a START condition occurs out of sequence. Write 1 to clear this field. Writing 0 has no effect.		
				C: Error condition has not occurred. Cout of sequence START condition occurred.		
12	dnr_err	R/W1C	0	Slave Mode Do Not Respond Interrupt Flag		
				This flag is set if an address match is made, but t not ready. Write 1 to clear this field. Writing 0 h		
				O: Normal operation 1: I ² C address match has occurred, and either configured.	the transmit or receive FIFO is not	
11	data_err	R/W1C	0	Master Mode Data NACK from External Slave In	nterrupt Flag	
				This flag is set by hardware if a NACK is received the I ² C peripheral is configured for master mode has no effect.		
				0: Normal operation 1: Data NACK received from a slave.		
10	addr_nack_err	R/W1C	0	Master Mode Address NACK from Slave Error F	lag	
				The hardware sets this flag if an address NACK is received from a slave bus. This flag is only valid if the I ² C peripheral is configured for master mode operation. Write 1 to clear. Write 0 has no effect.		
				0: Normal operation 1: Address NACK received from a slave.		
9	to_err	R/W1C	0	Timeout Error Interrupt Flag		
				This field is set to 1 when this device holds the S timeout value, in either master or slave mode. V		
				Normal operation Timeout error occurred.		

Analog Devices, Inc Page 226 of 420



I ² C Interi	rupt Flag 0			I2Cn_INTFL0	[0x0008]	
Bits Field Access Reset				Description		
8	arb_err	R/W1C	0	Master Mode Arbitration Lost Interrupt Flag		
				Write 1 to clear. Write 0 has no effect.		
				0: Normal operation 1: Condition occurred.		
7	addr_ack	R/W1C	0	Master Mode Address ACK from External Slave	Interrupt Flag	
				This field is set when a slave address ACK is rece effect.	ived. Write 1 to clear. Write 0 has no	
				0: Normal operation 1: The slave device ACK for the address was re	ceived.	
6	stop	R/W1C	0	Slave Mode STOP Condition Interrupt Flag		
				This flag is set by the hardware when a STOP con Write 0 has no effect.	ndition is detected. Write 1 to clear.	
				0: Normal operation 1: Condition occurred.		
5	tx_thd	RO	1	Transmit FIFO Threshold Level Interrupt Flag		
				The hardware sets this field if the number of bytes in the transmit FIFO is less than of equal to the transmit FIFO threshold level. Write 1 to clear. This field is automatically cleared by the hardware when the transmit FIFO contains fewer bytes than the transmit threshold level.		
					transmit throshold lovel	
				0: Transmit FIFO contains more bytes than the 1: Transmit FIFO contains fewer than or equal		
4	rx_thd	R/W1C	1	Receive FIFO Threshold Level Interrupt Flag		
				The hardware sets this field if the number of byt or equal to the receive FIFO threshold level. This the receive FIFO contains fewer bytes than the r	field is automatically cleared when	
				0: Receive FIFO contains fewer bytes than the 1: Receive FIFO contains at least receive thres		
3	addr_match	R/W1C	0	Slave Mode Incoming Address Match Status Int	errupt Flag	
				Write 1 to clear. Writing 0 has no effect.		
				Slave address match has not occurred. Slave address match occurred.		
2	gc_addr_match	R/W1C	0	Slave Mode General Call Address Match Receiv	ed Interrupt Flag	
				Write 1 to clear. Writing 0 has no effect.		
				O: Normal operation 1: General call address match occurred.		
1	irxm	R/W1C	0	IRXM Interrupt Flag		
				Write 1 to clear. Writing 0 is ignored.		
				O: Normal operation 1: Interrupt condition occurred.		
0	done	R/W1C	0	Transfer Complete Interrupt Flag		
				This flag is set for both master and slave mode of to clear. Writing 0 has no effect.	once a transaction completes. Write 1	
				0: Transfer is not complete. 1: Transfer complete.		

Analog Devices, Inc Page 227 of 420



Table 14-9: I²C Interrupt Enable 0 Register

I ² C Interrupt Enable 0				I2Cn_INTEN0	[0x000C]
Bits	Field	Access	Reset	Description	
31:24	-	RO	0	Reserved	
23	wr_addr_match	R/W	0	Slave Write Address Match Interrupt Enable	
				This bit is set to enable interrupts when the dev	
				address received matches the device slave add	ressed for a write transaction.
				0: Disabled	
22	rd_addr_match	R/W	0	1: Enabled Slave Read Address Match Interrupt Enable	
22	ra_aaar_maten	.,, .,	Ü	This bit is set to enable interrupts when the dev	vice is accessed in slave mode, and the
				address received matches the device slave add	
				0: Disabled	
			-	1: Enabled	
21:17	-	RO	0	Reserved	
16	mami	R/W	0	MAMI Interrupt Enable	
15	tx_lockout	R/W	0	Transmit FIFO Lock Out Interrupt Enable	
				0: Disabled 1: Enabled	
14	stop err	R/W	0	Out of Sequence STOP Condition Detected Into	errunt Enable
14		,		0: Disabled	errupt Lilable
				1: Enabled	
13	start_err	R/W	0	Out of Sequence START Condition Detected Interrupt Enable	
				0: Disabled	
4.2	dnr_err	R/W	0	1: Enabled	
12	diii_eii	11,7 VV	O	Slave Mode Do Not Respond Interrupt Enable Set this field to enable interrupts in slave mode	when the "Do Not Respond" condition
				occurs.	when the Bo Not Respond condition
				0: Disabled	
				1: Enabled	
11	data_err	R/W	0	Master Mode Received Data NACK from Slave	Interrupt Enable
				0: Disabled	
10	addr_nack_err	R/W	0	1: Enabled Master Mode Received Address NACK from Sla	ave Interrunt Enable
10		.,		0: Disabled	ave interrupt Enable
				1: Enabled	
9	to_err	R/W	0	Timeout Error Interrupt Enable	
				0: Disabled	
0	arb_err	R/W	0	1: Enabled	_
8	arb_err	11,7 VV	O	Master Mode Arbitration Lost Interrupt Enable 0: Disabled	e
				1: Enabled	
7	addr_ack	R/W	0	Received Address ACK from Slave Interrupt En	able
				Set this field to enable interrupts for master mo	ode slave device address ACK events.
				0: Disabled	
_	abs :-	D //4/		1: Enabled	
6	stop	R/W	0	STOP Condition Detected Interrupt Enable	
				0: Disabled 1: Enabled	

Analog Devices, Inc Page 228 of 420



I ² C Intern	I ² C Interrupt Enable 0			I2Cn_INTEN0	[0x000C]
Bits	Field	Access	Reset	Description	
5	tx_thd	R/W	0	Transmit FIFO Threshold Level Interrupt Enabl	e
				0: Disabled 1: Enabled	
4	rx_thd	R/W	0	Receive FIFO Threshold Level Interrupt Enable	
				0: Disabled 1: Enabled	
3	addr_match	R/W	0	Slave Mode Incoming Address Match Interrupt Enable	
				0: Disabled 1: Enabled	
2	gc_addr_match	R/W	0	Slave Mode General Call Address Match Received Interrupt Enable 0: Disabled 1: Enabled	
1	irxm	R/W	0	Interactive Receive Interrupt Enable	
				0: Disabled 1: Enabled	
0	done	R/W	0	Transfer Complete Interrupt Enable	
				0: Disabled	
				1: Enabled	

Table 14-10: I²C Interrupt Flag 1 Register

I ² C Interrupt Status Flags 1				I2Cn_INTFL1	[0x0010]	
Bits	Field	Access	Reset	Description		
31:3	-	RO	0	Reserved		
2	start	R/W1C	0	START Condition Status Flag		
				If set, a device START condition has been detected	ed.	
				0: START condition not detected.		
				1: START condition detected.		
1	tx_un	R/W1C	0	Slave Mode Transmit FIFO Underflow Status Flag		
				In slave mode operation, the hardware sets this	flag automatically if the transmit	
				FIFO is empty and the master requests more dat previous byte is transferred.	a by sending an ACK after the	
				0: Slave mode transmit FIFO underflow conditi	ion has not occurred.	
				1: Slave mode transmit FIFO underflow conditi	ion occurred.	
0	rx_ov	R/W1C	0	Slave Mode Receive FIFO Overflow Status Flag		
				In slave mode operation, the hardware sets this flag automatically when a receive		
				FIFO overflow occurs. Write 1 to clear. Writing 0	has no effect.	
				0: Slave mode receive FIFO overflow event has	s not occurred.	
				1: Slave mode receive FIFO overflow condition	occurred (data lost).	

Table 14-11: I²C Interrupt Enable 1 Register

I ² C Interrupt Enable 1				I2Cn_INTEN1	[0x0014]
Bits	Field	Access	Reset	Description	
31:3	-	RO	0	Reserved	
2	start	R/W	0	START Condition Interrupt Enable	
				0: Disabled. 1: Enabled.	

Analog Devices, Inc Page 229 of 420



I ² C Interrupt Enable 1				I2Cn_INTEN1	[0x0014]	
Bits	Field	Access	Reset	Description		
1	tx_un	R/W	0	Slave Mode Transmit FIFO Underflow Interrupt Enable		
				0: Disabled. 1: Enabled.		
0	rx_ov	R/W	0	Slave Mode Receive FIFO Overflow Interrupt Er	nable	
				0: Disabled. 1: Enabled.		

Table 14-12: I²C FIFO Length Register

I ² C FIFO Length				I2Cn_FIFOLEN	[0x0018]		
Bits	Field	Access	Reset	Pt Description			
31:16	-	RO	0	Reserved			
15:8	tx_depth	RO	8	Transmit FIFO Length			
				Reading this field returns the depth of the transmit FIFO.			
				8: 8-bytes			
7:0	rx_depth	RO	8	Receive FIFO Length			
				Reading this field returns the depth of the receiv	e FIFO.		
				8: 8-bytes			

Table 14-13: I²C Receive Control 0 Register

I ² C Receive	e Control 0			I2Cn_RXCTRL0	[0x001C]		
Bits	Field	Access	Reset	Description			
31:12	-	RO	0	Reserved			
11:8	thd_lvl	R/W	0	Receive FIFO Threshold Level			
				Set this field to the required number of bytes to trigger a receive FIFO threshold event. When the number of bytes in the receive FIFO is equal to or greater than this field, the hardware sets the I2Cn_INTFLO.rx_thd bit indicating a receive FIFO threshold level event.			
				0: 0 bytes or more in the receive FIFO causes a 1: 1+ bytes in the receive FIFO triggers a receiv minimum value)			
				8: Receive FIFO threshold event only occurs wh	nen the receive FIFO is full.		
7	flush	R/W10	0	Flush Receive FIFO			
				Write 1 to this field to initiate a receive FIFO flus FIFO. This field is automatically cleared by the hacompletes. Writing 0 has no effect.			
				0: Receive FIFO flush complete or not active. 1: Flush the receive FIFO			
6:1	-	RO	0	Reserved			
0	dnr	R/W	0	Slave Mode Do Not Respond			
				Slave mode operation only. If the device has bee and there is still data in the receive FIFO, then:	n addressed for a write operation,		
				O: Always respond to an address match with an bytes with a NACK. 1: NACK the address.	n ACK and always respond to data		

Analog Devices, Inc Page 230 of 420



Table 14-14: I²C Receive Control 1 Register

I ² C Receive Control 1			I2Cn_RXCTRL1 [0x0020]		
Bits	Field	Access	Reset	Description	
31:12	-	RO	0	Reserved	
11:8	lvl	R	0	Receive FIFO Byte Count Status	
				This field returns the number of bytes in the	receive FIFO.
				0: 0 bytes (No data)	
				1: 1 byte	
				2: 2 bytes	
				3: 3 bytes	
				4: 4 bytes	
				5: 5 bytes	
				6: 6 bytes	
				7: 7 bytes	
		5/14/		8: 8 bytes	
7:0	cnt	R/W	1	Receive FIFO Transaction Byte Count Config	guration
				When in master mode, write the number of	bytes to be received in a transaction
				from 1 to 256. 0x00 represents 256.	
				0: 256 byte receive transaction.	
				1: 1 byte receive transaction.	
				2: 2 byte receive transaction.	
				255: 255 byte receive transaction.	
				This field is ignored when I2Cn_CTRL.irxm_e	n = 1. To receive more than 256
				bytes, use I2Cn_CTRL.irxm_en = 1	

Table 14-15: I²C Transmit Control O Register

I ² C Transı	mit Control 0			I2Cn_TXCTRL0	[0x0024]		
Bits	Field	Access	Reset	Description			
31:12	-	RO	0	Reserved			
11:8	thd_val	R/W	0	Transmit FIFO Threshold Level This field sets the level for a transmit FIFO threshold event interrupt. If the number of bytes remaining in the transmit FIFO falls to this level or lower, the interrupt for the latent part of the latent part is set, indicating a transmit FIFO Threshold Event occurred.			
				0: 0 bytes remaining in the transmit FIFO trigg 1: 1 byte or fewer remaining in the transmit Fitneshold event (recommended minimum 7: 7 or fewer bytes remaining in the transmit threshold event	-IFO triggers a transmit FIFO value).		
7	flush	R/W10	0	Transmit FIFO Flush A transmit FIFO flush clears all remaining data for the complete or not active 1: Flush the transmit FIFO Note: The hardware automatically clears this be flush is completed. If I2Cn_INTFLO.tx_lockout = 1, then I2Cn_TXCTE	ve. it to 0 after it is written to 1 when the		
6	-	RO	0	Reserved			

Analog Devices, Inc Page 231 of 420



I ² C Transı	mit Control 0			I2Cn_TXCTRL0 [0x0024]		
Bits	Field	Access	Reset	Description		
5	nack_flush_dis	R/W	0	Transmit FIFO received NACK Auto Flush Disab	ole	
				Various situations or conditions are described in transmit FIFO being flushed and locked out (120)	S .	
				0: Received NACK at the end of a slave transmit operation enabled 1: Received NACK at the end of a slave transmit operation disabled.		
				Note: upon entering transmit preload mode, the bit to 0 The software can subsequently set to any value	·	
		5 / 1		continuously force the bitfield to this value).		
4	rd_addr_flush_dis	R/W	0	Transmit FIFO Slave Address Match Read Auto		
				Various situations or conditions are described in transmit FIFO being flushed and locked out (120)		
				0: Enabled. 1: Disabled.		
				Note: upon entering transmit preload mode, the bit to 1	e hardware automatically sets this	
				The software can subsequently set to any value continuously force the bitfield to this value).	desired (i.e., The hardware does not	
3	wr_addr_flush_dis	R/W	0	Transmit FIFO Slave Address Match Write Auto	o Flush Disable	
				Various situations or conditions are described in transmit FIFO being flushed and locked out (120	_	
				0: Enabled 1: Disabled.		
				Note: upon entering transmit preload mode, the bit to 1	e hardware automatically sets this	
				The software can subsequently set to any value continuously force the bitfield to this value).	desired (i.e., The hardware does not	
2	gc_addr_flush_dis	R/W	0	Transmit FIFO General Call Address Match Aut	o Flush Disable	
				Various situations or conditions are described in transmit FIFO being flushed and locked out (120)	_	
				0: Enabled. 1: Disabled.		
				Note: upon entering transmit preload mode, the bit to 1	e hardware automatically sets this	
				The software can subsequently set to any value continuously force the bitfield to this value).	desired (i.e., The hardware does not	
1	tx_ready_mode	R/W	0	Transmit FIFO Ready Manual Mode		
				0: The hardware controls the I2Cn_TXCTRL1.pre 1: The software control of the I2Cn_TXCTRL1.pre		
0	preload_mode	R/W	0	Transmit FIFO Preload Mode Enable		
				O: Normal operation. An address match in sla match, flushes and locks the transmit FIFO I2Cn_INTFLO.tx_lockout field to 1. 1: transmit FIFO preload mode. An address m	so it cannot be written and sets the	
				address match, does not lock the transmit I2Cn_INTFLO.tx_lockout. This allows the sort transmit FIFO. The status of the I ² C is contra	FIFO and does not set ftware to preload data into the	
				I2Cn_TXCTRL1.preload_rdy.	ondoic at	

Analog Devices, Inc Page 232 of 420



Table 14-16: I²C Transmit Control 1 Register

I ² C Transn	nit Control Regist	er 1		I2Cn_TXCTRL1	[0x0028]
Bits	Field	Access	Reset	Description	
31:12	-	RO	0	Reserved	
11:8	Ivl	R	0	Transmit FIFO Byte Count Status 0: 0 bytes (No data) 1: 1 byte 2: 2 bytes 3: 3 bytes 4: 4 bytes 5: 5 bytes	
7:1	-	RO	0	6: 6 bytes 7: 7 bytes 8: 8 bytes (max value) Reserved	
0	preload_rdy	R/W1O	1	Transmit FIFO Preload Ready Status When transmit FIFO preload mode is enabled, Is bit is automatically cleared to 0. While this bit is address match, a NACK is sent. Once the hardwaths bit to 1, so the hardware sends an ACK on a FIFO Preloading for additional details. When transmit FIFO preload mode is disabled, I this bit is forced to 1, and the hardware behave	s 0, if the hardware receives a slave are is ready, the software must set slave address match. See <i>Transmit</i> 2Cn_TXCTRLO.preload_mode = 1,

Table 14-17: I²C Data Register

I ² C Data			I2Cn_FIFO		[0x002C]
Bits	Field	Access	Reset	Description	
31:8	-	RO	0	Reserved	
7:0	data	R/W	0xFF	FIFO Data Reads from this register pop data off the data onto the transmit FIFO. Reading from Writes to a full transmit FIFO are ignored	n an empty receive FIFO returns 0xFF.

Table 14-18: I²C Master Control Register

I ² C Maste	I ² C Master Control			I2Cn_MSTCTRL [0x0030]		
Bits	Field	Access	Reset	Description		
31:11	-	RO	0	Reserved		
10:8	mcode	R/W	0	MCODE		
				This field sets the master code used in Hs-Mode operation		
7	ex_addr_en	R/W	0	Slave Extended Addressing Enable	Slave Extended Addressing Enable	
				0: Send a 7-bit address to the slave. 1: Send a 10-bit address to the slave.		
6:3	-	RO	0	Reserved		
2	stop	R/W10	0	Send STOP Condition		
				1: Send a STOP Condition at the end of the current transaction		
				Note: This bit is automatically cleared begins.	by the hardware when the STOP condition	

Analog Devices, Inc Page 233 of 420



I ² C Maste	I ² C Master Control			I2Cn_MSTCTRL	[0x0030]
Bits	Field	Access	Reset	Description	
1	restart	R/W10	0	Send Repeated START Condition	
				After sending data to a slave, the master may send another START to retain control of the bus.	
				Send a repeated START condition to the slave instead of sending a STOP condition at the end of the current transaction.	
				Note: This bit is automatically cleared condition begins.	by the hardware when the repeated START
0	start	R/W10	0	Start Master Mode Transfer	
				1: Start master mode transfer	
				Note: This bit is automatically cleared completed or aborted.	by the hardware when the transfer is

Table 14-19: I²C SCL Low Control Register

I ² C Clock Low Control				I2Cn_CLKLO	[0x0034]	
Bits	Field	Access	Reset	Description		
31:9	-	RO	0	Reserved	Reserved	
8:0	lo	R/W	0x001	Clock Low Time		
				In master mode, this configures the S	CL low time.	
				$t_{SCL_LO} = f_{I2C_CLK} \times (lo + 1)$ Note: 0 is not a valid setting for this fi	ield.	

Table 14-20: I²C SCL High Control Register

I ² C Clock High Control				I2Cn_CLKHI	[0x0038]
Bits	Field	Access	Reset	Description	
31:9	-	RO	0	Reserved	
8:0	hi	R/W	0x001	Clock High Time	
				In master mode, this configures the SCL hi	igh time.
				$t_{SCL_HI} = \frac{1}{f_{I2C_CLK}} \times (hi + 1)$	
				In both master and slave mode, this configures the time SCL is held low after new data is loaded from the transmit FIFO or after the software clears <i>I2Cn_INTFLO.irxm</i> during IRXM.	
				Note: 0 is not a valid setting for this field.	

Table 14-21: I²C Hs-Mode Clock Control Register

I ² C Hs-Mo	I ² C Hs-Mode Clock Control			I2Cn_HSCLK	[0x003C]	
Bits	Field	Access	Reset Description			
31:16	-	R/W	0	Reserved		
15:8	15:8 hi R/W 0		0	Hs-Mode Clock High Time This field sets the Hs-Mode clock high cour held high after data is output on SDA.	,	
			Note: See SCL Clock Generation for Hs-Mod Hs-Mode clock high and low times.	de for details on the requirements for the		

Analog Devices, Inc Page 234 of 420



I ² C Hs-Mode Clock Control				I2Cn_HSCLK	[0x003C]
Bits	Field	Access	Reset Description		
7:0	lo	R/W	0	Hs-Mode Clock Low Time This field sets the Hs-Mode clock low count. In slave mode, this is the time SC held low after data is output on SDA. Note: See SCL Clock Generation for Hs-Mode for details on the requirements for	

Table 14-22: I²C Timeout Register

I ² C Timeo	ut			I2Cn_TIMEOUT	[0x0040]
Bits	Field	Access	Reset	Description	
31:16	-	RO	0	Reserved	
15:0	scl_to_val	R/W	0	Bus Error SCL Timeout Period	
				Set this value to the number of I^2C clock cycles desired to cause a bus timeout error. The peripheral timeout timer starts when it pulls SCL low. After the peripheral releases the line, if the line is not pulled high before the timeout number of I^2C clock cycles, a bus error condition is set ($I^2Cn_INTFL0.to_err = 1$), and the peripheral releases the SCL and SDA lines	
				0: Timeout disabled. All other values result in a timeout calculation of: $t_{BUS_TIMEOUT} = \frac{1}{f_{I2C_CLK}} \times scl_to_val$ Note: The timeout counter monitors the I^2C peripheral's driving of the SCL pin, not	
				an external I ² C device driving the SCL pin.	

Table 14-23: I²C DMA Register

I ² C DMA				I2Cn_DMA	[0x0048]
Bits	Field	Access	Reset	Description	
31:2	-	RO	0	Reserved	
1	rx_en	R/W	0	Receive DMA Channel Enable	
				0: Disable	
				1: Enable	
0	tx_en	R/W	0	Transmit DMA Channel Enable	
				0: Disable	
				1: Enable	

Table 14-24: I²C Slave Address Register

I ² C Slave	I ² C Slave Address			I2Cn_SLAVE	[0x004C]
Bits	Field	Access	Reset	deset Description	
31:16	-	RO	0	Reserved	
15	ext_addr_en	R/W	0	Slave Mode Extended Address Length Select	
				0: 7-bit addressing 1: 10-bit addressing	
14:10	-	RO	0	Reserved	

Analog Devices, Inc Page 235 of 420



I ² C Slave Address				I2Cn_SLAVE [0x004C]	
Bits	Field	Access	Reset	Reset Description	
9:0	addr	R/W	0	Slave Mode Slave Address	
				In slave mode operation (<i>I2Cn_CTRL.mstr</i> = 0), set this field to the slave address the I ² C port. For 7-bit addressing, the address occupies the least significant 7 b For 10-bit addressing, the 9-bits of address occupies the most significant 9 bit, the R/W bit occupies the least significant bit. *Note: I2Cn_SLAVE.ext_addr_en_controls if this field is a 7-bit or 10-bit address.	

Analog Devices, Inc Page 236 of 420



15. Inter-IC Interface (I²S)

I²S is a serial audio interface for communicating pulse-code modulation (PCM) encoded streams between devices. The peripheral supports both master and slave modes.

Key features:

- Stereo (2 channel) and mono (left or right channel option) formats
- Separate DMA channels for transmit and receive.
- Flexible timing:
 - Configurable sampling rate from ¹/₆₅₅₃₆ to 1 of the I²S input clock.
- Flexible data format:
 - The number of bits per data word can be selected from 1 to 32, typically 8, 16, 24, or 32-bit width.
 - Feature enhancement not in the I²S specification.
 - Word/Channel select polarity control.
 - First bit position selection.
 - Selectable FIFO data alignment to the MSB or the LSB of the sample
 - Sample size less than the word size with adjustment to MSB or LSB of the word.
 - Optional sign extension.
- Full-duplex serial communication with separate I²S serial data input and serial data output pins

15.1 Instances

Table 15-1: MAX78000 I²S Instances

Instance	Supported Channels	_	CLK Options	Receive FIFO Depth	Transmit FIFO Depth
1250	Stereo	PCLK	I2S_EXTCLK	8 × 32-bits	8 × 32-bits

15.1.1 I²S Bus Lines and Definitions

The I²S peripheral includes support for the following signals:

- Bit clock line:
 - Continuous serial clock (SCK) referred to as bit clock (BCLK) in this document.
- 2. Word clock line:
 - Word select (WS) referred to as left-right clock (LRCLK) in this document.
- 3. Serial data in (SDI).
- 4. Serial data out (SDO).
- 5. External clock input (I2S EXTCLK) required for operation in master mode.

Detailed pin and alternate function mapping are shown in *Table 15-2*.

Analog Devices, Inc. Page 237 of 420



Table 15-2: MAX78000 I²S Pin Mapping


Instance	I ² S Signal	Pin Description	81 CTBGA Pin Number	Alternate Function Number	Notes
	BCLK (SCK)	I ² S bit clock	P1.2	AF1	Also referred to as serial clock
	LRCLK (WS)	I ² S left/right clock (word select)	P1.3	AF1	Also referred to as word select
12S0	SDI	I ² S serial data input	P1.4	AF1	
	SDO	I ² S serial data output	P1.5	AF1	
	I2S_CLKEXT	I ² S external clock	P0.14	AF2	This input is required to use the I ² S peripheral as a master.

15.2 Details

The I²S supports full-duplex serial communication with separate SDI and SDO pins. *Figure 15-1* shows an interconnect between a peripheral configured in host mode, communicating with an external I²S slave receiver and transmitter. In master mode, the peripheral hardware generates the BCLK and LRCLK, and both are output to each slave device.

Note: Master operation requires the use of the I2S_EXTCLK signal to generate the LRCLK and BCLK signals.

Figure 15-1: I²S Master Mode, Full Duplex Connection




Analog Devices, Inc. Page 238 of 420



Figure 15-2 shows the I^2S peripheral configured for slave operation. The LRCLK and BCLK signals are generated externally and are inputs to the I^2S peripheral.

Figure 15-2: I²S Slave Mode



15.3 Master and Slave Mode Configuration


The hardware supports master and slave mode. In master mode, the BCLK and LRCLK signals are generated internally and output on the BCLK and LRCLK pins. In slave mode, the BCLK and LRCLK pins are configured as inputs, and the external clock source controls the peripheral timing.

Table 15-3: I²S Mode Configuration

Device Mode	I2S_CTRLOCHO.ch_mode	LRCLK	BCLK
Master	0	Output to Slave	Output to Slave
Slave	3	Input from Master	Input from Master

15.4 Clocking

Figure 15-3: Audio Interface I²S Signal Diagram



Analog Devices, Inc. Page 239 of 420



I²S communication is synchronized using two signals, the LRCLK and the BCLK. When the I²S peripheral is configured as a master, the BCLK and LRCLK signals are generated internally by the peripheral using the I²S external clock signal. See *Table* 15-2 for details of the I²S pin mapping and alternate function selection. If using the I²S peripheral in master mode, the I²S external clock must be enabled to generate the BCLK and LRCLK signals.

When the I²S peripheral is configured in slave mode, the BCLK and LRCLK pins must be configured as inputs. An external master generates the BCLK and LRCLK signals, which the peripheral uses to synchronize itself to the I²S bus. *Figure 15-3* shows the default signals and timing for I²S communication.

The BCLK frequency is the product of the sample rate, the number of bits per channel (left and right), and the number of channels. For CD audio sampled at a frequency of 44.1kHz, with 16-bit sample width and stereo audio (left and right), the bit clock frequency, f_{BCLK} , is 1.4112MHz as shown in Equation 15-1.

Equation 15-1: CD Audio Bit Frequency Calculation

$$f_{BCLK} = 44.1 \text{ kHz} \times 16 \times 2 = 1.4112 \text{MHz}$$

15.4.1 BCLK Generation for Master Mode

As indicated by Equation 15-1, the requirements for determining the BCLK frequency are:

- 1. Audio sample frequency.
- 2. Number of bits per sample, also referred to as the sample width.

Using the above requirements, Equation 15-2 shows the formula to calculate the bit clock frequency for a given audio file.

Equation 15-2: Calculating the Bit Clock Frequency for Audio

$$f_{BCLK} = f_{SAMPLE} \times Sample \ Width \times 2$$

In master mode, the I²S external clock input is used to generate the BCLK frequency. The I²S external clock is divided by the I2S_CTRL1CHO.clkdiv field to achieve the target BCLK frequency, as shown in Equation 15-3.

Equation 15-3: Master Mode BCLK Generation Using the I²S External Clock

$$f_{BCLK} = \frac{f_{ERFO}}{(I2Sn_CTRL1CH0.clkdiv + 1) \times 2}$$

Use Equation 15-4 to determine the I²S clock divider for a target BCLK frequency.

Equation 15-4: Master Mode Clock Divisor Calculation

$$I2Sn_CTRL1CH0.clkdiv = \frac{f_{ERFO}}{2 \times f_{BCLK}} - 1$$

15.4.2 LRCLK Period Calculation

An I^2S data stream can carry mono (either left or right channel) or stereo (left and right channel) data. The LRCLK signal indicates which channel is currently being sent, either left or right channel data, as shown in *Figure 15-3*. The LRCLK is a 50% duty cycle signal and is the same frequency as the audio sampling frequency, f_{SAMPLE} .

The I²S peripheral uses the bits per word field, I2S_CTRL1CH0.bits_word, to define the sample width of the audio, equivalent to the number of bit clocks per channel. This value should be set to the sample width of the audio minus 1. For example, the software should set the I2S_CTRL1CH0.bits_word field to 15 for audio sampled using a 16-bit width.

Equation 15-5: Bits Per Word Calculation

$$I2Sn_CTRL1CH0.bits_word = Sample\ Width - 1$$

The LRCLK frequency, or word select frequency, is automatically generated by the I²S peripheral hardware when it is set to operate as a master. The LRCLK frequency calculation is shown in *Equation 15-6: LRCLK Frequency Calculation*.

Analog Devices, Inc. Page 240 of 420



Equation 15-6: LRCLK Frequency Calculation

 $f_{LRCLK} = f_{BCLK} \times (I2Sn_CTRL1CH0.bits_word + 1)$

15.5 Data Formatting


15.5.1 Sample Size

The sample size field, <code>I2S_CTRL1CHO.smp_word</code>, defines the number of desired samples within each channel, left, right or mono, for the peripheral. This field can be less than or equal to the <code>I2S_CTRL1CHO.bits_word</code> field. For example, for 16-bit sample width audio, the <code>I2S_CTRL1CHO.bits_word</code> field must be set to 15. However, the sample size field can be set from 0 to 15. Setting the sample size field to 0 is the equivalent of setting it to the value of the bits per word field. The sample size field determines how many of the bits per word are transmitted or saved per channel. The sample size field is a 0 based field; therefore, setting <code>I2S_CTRL1CHO.smp_word</code> to 15 collects 16 samples. See <code>Figure 15-6</code> for an example of the bits per word field's setting compared to the sample size field's setting.

15.5.2 Word Select Polarity

Left channel data, by default, is transferred when the LRCLK signal is low, and right channel data is transferred when the LRCLK signal is high. The polarity of the LRCLK is programmable allowing left and right data to be swapped. The LRCLK polarity is controlled using the word select polarity field, *I2S_CTRLOCHO.ws_pol*. By default, LRCLK low is for the left channel, high is for the right channel as shown in *Figure 15-3*. Setting *I2S_CTRLOCHO.ws_pol* to 1 inverts the LRCLK polarity, using LRCLK high for the left channel and LRCLK low for the right channel as shown in *Figure 15-4*.

Figure 15-4: Audio Mode with Inverted Word Select Polarity




15.5.3 First Bit Location Control

The default setting is for the first bit of I²S data to be located at the second complete BCLK cycle after the LRCLK transition as required by the I²S specification. See *Figure 15-3* for the standard data sampling configuration. Optionally, the first bit location can be left justified, resulting in the first bit of data being sampled on the first BCLK cycle after the LRCLK signal transitions as shown in *Figure 15-5*. Set *I2S_CTRLOCHO.msb_loc* to 1 to left justify the data with respect to the LRCLK.

Analog Devices, Inc. Page 241 of 420




Figure 15-5: Audio Master Mode Left-Justified First Bit Location



15.5.4 Sample Adjustment

When the sample size field, I2S_CTRL1CH0.smp_word, is less than the bits per word field, I2S_CTRL1CH0.bits_word, use the I2S_CTRL1CH0.adjst field to set which bits are stored in the receive FIFO or transmitted from the transmit FIFO, either from the first sample of the SDI/SDO line or the last sample of the SDI/SDO line for the left and right channels. Figure 15-6 shows an example of the default adjustment, MSB, where I2S_CTRL1CH0.smp_word = 7 and I2S_CTRL1CH0.bits_word = 15. Figure 15-7 shows the adjustment set to the LSB of the SDI/SDO data.


Figure 15-6: MSB Adjustment when Sample Size is Less Than Bits Per Word



Analog Devices, Inc. Page 242 of 420




Figure 15-7: LSB Adjustment when Sample Size is Less Than Bits Per Word



15.5.5 Stereo/Mono Configuration

The I²S can transfer stereo or mono data based on the I2S_CTRLOCHO.stereo field. In stereo mode, the default mode, both the left and right channels hold data. In mono mode, only the left or right channel contain data. For stereo mode, set I2S_CTRLOCHO.stereo to 0. Set I2S_CTRLOCHO.stereo field to 2 for left channel mono. Set I2S_CTRLOCHO.stereo field to 3 for right channel mono.

Figure 15-8: I²S Mono Left Mode




Analog Devices, Inc. Page 243 of 420



Figure 15-9: I²S Mono Right Mode





15.6 Transmit and Receive FIFOs

15.6.1 FIFO Data Width

I²S audio data is programmable from 1 to 32 bits using the *I2S_CTRL1CH0.bits_word* field. The software can set the FIFO width to either 8-bits (byte), 16-bits (half-word), or 32-bits (word). Set the FIFO width using the *I2S_CTRL0CH0.wsize* field. For FIFO word sizes less than 32-bits, the data frame, comprising of a full LRCLK cycle, may still be 64 bits; the unused bits are transmitted as zero by the hardware.

15.6.2 Transmit FIFO

An I²S transaction is started by writing data to the transmit FIFO using the I2S_FIFOCHO.data register, either directly or using a DMA channel. The data written is automatically transmitted out by the hardware, a FIFO word, as defined using the I2S_CTRLOCHO.wsize field, at a time, in the order it was written to the transmit FIFO. Use the I²S interrupt flags to monitor the transmit FIFO status and determine when the transfer cycle(s) have completed.

If the transmit FIFO becomes empty, an error condition occurs, and results in undefined behavior.

15.6.3 Receive FIFO

The received data is loaded into the receive FIFO, and it can then be unloaded by reading from the *I2S_FIFOCHO.data* register. An overrun event occurs if the receive FIFO is full and another word is shifted into the FIFO.

15.6.4 FIFO Word Control

The data width of the transmit and receive FIFOs can be configured using the I2S_CTRLOCHO.wsize field. Table 15-4, Table 15-5, and Table 15-6, describe the data ordering based on the I2S_CTRLOCHO.wsize setting.

The transmit and receive FIFOs must be flushed, and the peripheral reset by the software, prior to reconfiguration. The software resets the peripheral by setting the *I2S_CTRLOCHO.rst* field to 1.

Analog Devices, Inc. Page 244 of 420



Table 15-4: Data Ordering for Byte Data Size (Stereo Mode)

Byte Data Width (125_	Byte Data Width (I2S_CTRLOCHO.wsize = 0)					
FIFO Entry	MSByte			LSByte		
FIFO 0	Right Channel	Left Channel	Right Channel	Left Channel		
	Byte 1	Byte 1	Byte 0	Byte 0		
FIFO 1	Right Channel	Left Channel	Right Channel	Left Channel		
	Byte 3	Byte 3	Byte 2	Byte 2		
FIFO 7	Right Channel	Left Channel	Right Channel	Left Channel		
	Byte 14	Byte 14	Byte 13	Byte 13		

Table 15-5: Data Ordering for Half-Word Data Size (Stereo Mode)

Half-Word Data Width	Half-Word Data Width (I2S_CTRLOCHO.wsize = 1)				
FIFO Entry	MS Half-Word	LS Half-Word			
FIFO 0	Right Channel Half-Word 0	Left Channel Half-Word 0			
FIFO 1	Right Channel Half-Word 1	Left Channel Half-Word 1			
FIFO 7	Right Channel Half Word 7	Left Channel Half-Word 7			

Table 15-6: Data Ordering for Word Data Size (Stereo Mode)

Word Data Width (/2	Nord Data Width (I2S_CTRLOCHO.wsize = 2 or 3)			
FIFO Entry	Word			
FIFO 0	Left Channel Word 0			
FIFO 1	Right Channel Word 0			
FIFO 2	Left Channel Word 1			
FIFO 3	Right Channel Word 1			
FIFO 6	Left Channel Word 3			
FIFO 7	Right Channel Word 3			

Analog Devices, Inc. Page 245 of 420



15.6.5 FIFO Data Alignment

The I²S data can be left aligned (reset default), or right aligned, using the I2S_CTRLOCHO.align field. The following conditions apply to each setting:

Left aligned: I2S_CTRLOCHO.align = 0

- If the number of bits per word is greater than the FIFO data width:
 - Receive: All bits after the LSB of the FIFO data width is discarded.
 - Transmit: All bits after the LSB of the FIFO data width are sent as 0.
- If the number of bits per word is less than the FIFO data width:
 - Receive: The data received is stored starting at the MSB of the FIFO entry up to the number of bits per word plus one bit.
 - Transmit: The data in the transmit FIFO is sent from the LSB to the number of bits plus 1.

Right aligned: I2S_CTRLOCHO.align = 1

- If the number of bits per word is greater than the FIFO data width:
 - Receive: The data received is stored in the receive FIFO starting with the LSB up to the FIFO data width and any additional bits are discarded.
 - Transmit: 0 bits are transmitted for all bits greater than the FIFO data width. For example, if the bits per word field is set to 12 and the FIFO data width is 8, the first 4 bits are transmitted as 0 and then the 8-bits of data in the FIFO are transmitted.
- If the number of bits per word is less than the FIFO data width:
 - Receive: The data received is sign extended and saved to the receive FIFO.
 - Transmit: The data in the transmit FIFO is sent from the LSB to the number of bits plus 1.

15.6.6 Typical Audio Configurations

Table 15-7: shows the relationship between the bits per word field and the sample size field. *Equation 15-7* shows the required relationship between the sample size field and the bits per word field.

Equation 15-7: Sample Size Relationship Bits per Word

 $I2Sn_CTRL1CH0.smp_size \le I2Sn_CTRL1CH0.bits_word$

The I2S_CTRL1CH0.bits_word column in Table 15-7 is set by the equation $\frac{\#BCLK}{Channel} - 1$. The I2S_CTRL1CH0.smp_size column is the number of samples per word captured from the I²S bus, and is calculated by the equation $\frac{\#Samples}{Channel} - 1$. Channel refers to the left and right channels of audio.

Table 15-7: Configuration for Typical Audio Width and Samples per WS Clock Cycle

Audio Sample Width/	# BCLK	BCLK # Samples 12S_CTRL1CH0				
Samples per WS Cycle	Channel	Channel	bits_word	smp_size	wsize	extension (align = 1) +
8-bit / 16	8	8	7	7	0	
16-bit / 32	16	16	15	15	1	
20-bit / 40	20	20	19	19	2	sign
24-bit / 48	24	24	23	23	2	sign
24-bit / 64	32	24	31	23	2	sign
32-bit / 64	32	32	31	31	2	

Analog Devices, Inc. Page 246 of 420



Audio Sample Width/	# BCLK	# Samples		Sign		
Samples per WS Cycle	Channel	Channel	bits_word	smp_size	wsize	extension (align = 1),

[†] Sign Extension applies only when I2S CTRLOCHO.align is set to 1 and I2S CTRLOCHO.smp size is less than the FIFO width size setting.

15.7 Interrupt Events

The I²S peripheral generates interrupts for the events shown in *Table 15-8*. An interrupt is generated if the corresponding interrupt enable field is set. The interrupt flags stay set until cleared by the software by writing 1 to the interrupt flag field.

Table 15-8: I²S Interrupt Events

Event	Interrupt Flag	Interrupt Enable
Receive FIFO overrun	I2S_INTFL.rx_ov_ch0	I2S_INTEN.rx_ov_ch0
Receive threshold	I2S_INTFL.rx_thd_ch0	I2S_INTEN.rx_thd_ch0
Transmit FIFO half-empty	I2S_INTFL.tx_he_ch0	I2S_INTEN.tx_he_ch0
Transmit FIFO one byte remaining	I2S_INTFL.tx_ob_ch0	I2S_INTEN.tx_ob_ch0

15.7.1 Receive FIFO Overrun

A receive FIFO overrun event occurs if the number of data words in the receive FIFO, I2S_DMACHO.rx_IvI is equal to the RX_FIFO_DEPTH and another word has been shifted into the FIFO. The hardware automatically sets the I2S_INTFL.rx_ov_ch0 field to 1 when this event occurs.

15.7.2 Receive FIFO Threshold

A receive FIFO threshold event occurs when a word is shifted in and the number of words in the receive FIFO, I2S_DMACHO.rx_IvI, exceeds the I2S_CTRLOCHO.rx_thd_val. The event does not occur if the opposite transition occurs. When this event occurs, the hardware automatically sets the I2S_INTFL.rx_thd_ch0 field to 1.

15.7.3 Transmit FIFO Half-Empty

A transmit FIFO half-empty event occurs when the number of words in the transmit FIFO, I2S_DMACHO.tx_IvI, is less than ½ of the TX_FIFO_DEPTH as shown in Equation 15-8. When this event occurs, the I2S_INTFL.tx_he_chO flag is set to 1 by the hardware.

Note: The transmit FIFO half empty interrupt flag is set by the hardware one BCLK cycle prior to the actual condition occurring. If the BCLK is much slower than the I²S peripheral clock, the software may receive the interrupt while the actual transmit FIFO level is still equal to ½ of the TX_FIFO_DEPTH. The software should always read the transmit FIFO level prior to filling it to determine the correct number of words to write to the transmit FIFO. Read the level of the transmit FIFO using the I2S DMACHO.tx IvI field.

Equation 15-8: Transmit FIFO Half-Empty Condition

$$I2Sn_DMACH0.\,tx_lvl < \left(\frac{TX\,FIFO\,DEPTH}{2}\right)$$

15.7.4 Transmit FIFO One Entry Remaining

A transmit FIFO one entry remaining event occurs when the number of entries in the transmit FIFO is 1, I2S_DMACHO.tx_IvI = 1. When this event occurs, the I2S_INTFL.tx_ob_chO flag is set to 1 by the hardware.

Note: The transmit FIFO one entry remaining interrupt flag is set by the hardware one BCLK cycle prior to the actual condition occurring. If the BCLK is much slower than the I^2S peripheral clock, the software may receive the interrupt while the actual transmit FIFO level is still equal to 2. The software should always read the transmit FIFO level prior to filling it to determine the correct number of words to write to the transmit FIFO. Read the level of the transmit FIFO using the I2S DMACHO.tx | Iv| field.

Analog Devices, Inc. Page 247 of 420



15.8 Direct Memory Access

The I²S supports DMA for both transmit and receive; separate DMA channels can be connected to the receive and transmit FIFOs. The following describe the behavior of the receive and transmit DMA requests.

- A receive DMA request is asserted when the number of words in the receive FIFO is greater than or equal to the receive FIFO threshold.
- A transmit DMA request is asserted when the number of valid bytes in the transmit FIFO is less than ½ of the transmit FIFO's depth.

15.9 Block Operation

After exiting a power-on reset, the IP is disabled by default. It must be enabled and configured by the software to establish the I²S serial communication. A typical software sequence is shown below.

- 1. Set GCR PCLKDIS1.i2s0 to 0 to enable the I²S peripheral clock source shown in Table 15-1.
- 2. Disable the I²S clock by setting I2S_CTRL1CH0.en to 0.
- 3. Set I2S CTRLOCHO.rst to 1 to reset the I2S configuration.
- 4. Set I2S_CTRL1CH0.flush to 1 to flush the FIFO buffers.
- 5. Configure the I2S_CTRLOCHO.ch_mode to select the master or slave configuration.
 - a. For master mode, configure the baud rate by programming the I2S_CTRL1CHO.clkdiv field to achieve the required bit rate, set the I2S_CTRL1CHO.smp_size field to the desired sample size of the data, and the I2S_CTRL1CHO.adjst field if the Sample Size is smaller than the number of bits per word.
- 6. Configure the threshold of the receive FIFO by programming the *I2S_CTRL1CH0.rx_thd*. The threshold of the transmit FIFO is a fixed value, which is half of the transmit FIFO depth.
- 7. If desired, configure DMA operation, see section *Direct Memory Access* for details.
- 8. Enable interrupt functionality by configuring the I2S_INTEN register if desired.
- 9. Program the clkdiv bits in I2S_CTRL1CHO register for the new bit clock frequency.
- 10. For master operation, load data in the transmit FIFO for transmit.
- 11. Re-enable the bit clock by setting I2S CTRL1CHO.en to 1.

15.10 Registers

See *Table 3-3* for the base address of this peripheral/module. See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Table 15-9: I²S Register Summary

Offset	Register Name	Description
[0x0000]	I2S_CTRLOCHO	I ² S Global Mode Control 0 Register
[0x0010]	I2S_CTRL1CH0	I ² S Master Mode Configuration Register
[0x0030]	I2S_DMACH0	I ² S DMA Control Channel Register
[0x0040]	I2S_FIFOCH0	I ² S FIFO Register
[0x0050]	I2S_INTFL	I ² S Interrupt Status Register
[0x0054]	I2S_INTEN	I ² S Interrupt Enable Register

Analog Devices, Inc. Page 248 of 420



15.10.1 Register Details

Table 15-10: I²S Control 0 Register

I ² S Contr	ol 0 Register			I2S_CTRLOCH0	0x0000	
Bits	Field	Access	Reset	Description		
31:24	rx_thd_val	R/W	0	RX FIFO Interrupt Threshold This field specifies the level of the receive FIFO for the threshold interrupt generation. Values of 0 or greater than the RX_FIFO_DEPTH are ignored.		
23:21	-	RO	0	Reserved		
20	fifo_lsb	R/W	0	FIFO Bit Field Control Only used if the FIFO size is larger than the sample size and I2S_CTRLOCHO.align = 0. For transmit, the LSB part is sent from the FIFO. For receive, store the LSB part in the FIFO without sign extension. 0: Disabled 1: Enabled		
19	rst	R/W1O	0	Reset Write 1 to reset the I ² S peripheral. The hardware automatically clears this field to 0 when the reset is complete. 0: Reset not in process. 1: Reset peripheral.		
18	flush	R/W1O	0	FIFO Flush Write 1 to start a flush of the receive and transmit FIFOs. The hardware automatically clears this field when the operation is complete. 0: Flush complete or not in process. 1: Flush receive and transmit FIFOs.		
17	rx_en	R/W	0	Receive Enable Enable receive mode for the I ² S peripheral. 0: Disabled 1: Enabled		
16	tx_en	R/W	0	Transmit Enable Enable transmit mode for the I ² S peripheral. 0: Disabled 1: Enabled		
15:14	wsize	R/W	0x3	Data Size When Reading/Writing FIFO Set this field to the desired width for data writes and reads from the FIFO. 0: Byte 1: Half-word (16 bits). 2-3: Word (32 bits).		
13:12	stereo	R/W	0	I ² S Mode Select the mode for the I ² S to stereo, mono le only. 0-1: Stereo 2: Mono left channel. 3: Mono right channel. Reserved	eft channel only, or mono right channel	
11	-	WO.	J	Nesei veu		

Analog Devices, Inc. Page 249 of 420



I ² S Control 0 Register				I2S_CTRLOCHO	0x0000	
Bits	Field	Access	Reset	Description		
10	align	R/W	0	FIFO Data Alignment		
				Set this field to control the alignment of the d the FIFO data width, I2S_CTRLOCHO.wsize, is n		
				0: MSB 1: LSB		
9	msb_loc	R/W	0	First Bit Location Sampling		
				This field controls when the first bit is transmidefault, the first bit is transmitted/received or cycle. Set this field to 1 to transmit/receive th LRCLK cycle.	n SDO/SDI on the second complete LRCLK	
				0: Second complete LRCLK cycle is the first to 1: First complete LRCLK cycle is the first bit of		
8	ws_pol	R/W	0	LRCLK Polarity Select		
				This field determines the polarity of the LRCLE data. Set this field to 1 to associate the left ch default setting is the standard I ² S association.	annel with the LRCLK high state. The	
				0: LRCLK low for left channel. 1: LRCLK high for left channel.		
7:6	ch_mode	R/W	0	Mode		
				Set this field to indicate master or slave I ² S op external clock must be used to generate the L	<u>-</u>	
				0: Master mode, internal generation of LRCI 1-2: Reserved		
F 2		5004		3: Slave mode, external generation of LRCLk	K/BCLK.	
5:2	-	DNM	0	Reserved, Do Not Modify		
1	lsb_first	R/W	0	LSB First		
				Setting this field to 1 indicates the least significations transmitted/received first on the SDI/SDO pin most significant bit of the data is received first.	s. The default setting, 0, indicates the	
				0: Disabled		
				1: Enabled		
0	-	RO	0	Reserved		

Table 15-11: I²S Master Mode Configuration Register

I ² S Master Mode Configuration				I2S_CTRL1CH0	0x0010		
Bits	Field	Access	Reset	Description			
31:16	clkdiv	R/W	0	I ² S Frequency Divisor			
				Set this field to the required divisor to achieve the desired frequency for the I ² S BCLK. See <i>BCLK Generation for Master Mode</i> for detailed information.			
				Note: This field only applies when the I^2S peripheral is set to master mode, $I2S_CTRLOCH0.ch_mode = 0$.			
15	adjust	R/W	0	Data Justification When Sample Size is Less than Bits Per Word			
				This field is used to determine which bits are used if the sample size is less than the bits per word.			
				0: Left adjustment.			
				1: Right adjustment.			
14	-	RO	0	Reserved			

Analog Devices, Inc. Page 250 of 420



I ² S Master Mode Configuration				I2S_CTRL1CH0 0x0010			
Bits	Field	Access	Reset	Description			
13:9	smp_size	R/W	0	Sample Size			
				This field is the desired sample size of the data received or transmitted with respect to the bits per word field. In most use cases, the sample size is equal to the bits per word. However, in some situations fewer number of bits are required by the application and this field allows flexibility. An example use case would be for 16-bit audio being received and the application only needs 8-bits of resolution. See <i>Sample Size</i> for additional details.			
				Note: The sample size is equal to I2S_CTRL1CH0.bits_word when I2S_CTRL1CH0.smp_size = 0 or I2S_CTRL1CH0.smp_size > I2S_CTRL1CH0.bits_word.			
8	en	R/W	0	I ² S Enable			
				For master mode operation, this field is used to start the generation of the I ² S LRCLK and BCLK outputs. In slave mode, this field enables the peripheral to begin receiving signals on the I ² S interface.			
				0: Disabled 1: Enabled			
7:5	-	RO	0	Reserved			
4:0	bits_word	R/W	0	I ² S Word Length			
				This field is defined as the I ² S data bits per left and right channel.			
				Example: If the bit clocks is 16 per half frame,	bits_word is 15.		

Table 15-12: I²S DMA Control Register

I ² S DMA Control				12S_DMACH0 0x0030					
Bits	Field	Access	Reset	et Description					
31:24	rx_lvl	RO	0	Receive FIFO Level This field is the number of data words in the receive FIFO.					
23:16	tx_lvl	RO	0	Transmit FIFO Level This field is the number of data words in the transmit FIFO.					
15	dma_rx_en	R/W	0	DMA Receive Channel Enable 0: Disabled 1: Enabled					
14:8	dma_rx_thd_val	R/W	0	DMA Receive FIFO Event Threshold If the receive FIFO level is greater than this value, then the receive FIFO DMA interface sends a signal to the system DMA indicating the receive FIFO has characters to transfer to memory.					
7	dma_tx_en	R/W	0	DMA Transmit Channel Enable 0: Disabled 1: Enabled					
6:0	dma_tx_thd_val	RO	0	DMA Transmit FIFO Event Threshold If the transmit FIFO level is less than this value sends a signal to system DMA indicating the t memory.					

Analog Devices, Inc. Page 251 of 420



Table 15-13: I²S FIFO Register

I ² S FIFO Register				I2S_FIFOCH0	0x0040
Bits	Field	Access	Reset	Description	
31:0	data	R/W	0	I ² S FIFO Writing to this field loads the next character i I2S_DMACH0.tx_IvI. Writes are ignored if the Reads of this field return the next character a decrements the I2S_DMACH0.rx_IvI. The value	transmit FIFO is full. vailable from the receive FIFO and

Table 15-14: I²S Interrupt Flag Register

I ² S Interr	upt Flag			12S_INTFL 0x0050			
Bits	Field	Access	Reset	Description			
31:4	-	DNM	0	Reserved, Do Not Modify			
3	tx_he_ch0	W1C	0	Transmit FIFO Half-Empty Event Interrupt Fla	ag		
				If this field is set to 1, the event has occurred.	Write 1 to clear.		
				0: No event			
				1: Event occurred			
2	tx_ob_ch0	W1C	0	Transmit FIFO One Entry Remaining Event In	terrupt Flag		
				If this field is set to 1, the event has occurred. Write 1 to clear.			
				0: No event			
				1: Event occurred			
1	rx_thd_ch0	W1C	0	Receive FIFO Threshold Event Interrupt Flag			
				If this field is set to 1, the event has occurred.	Write 1 to clear.		
				0: No event			
				1: Event occurred	1: Event occurred		
0	rx_ov_ch0	W1C	0	Receive FIFO Overrun Event Interrupt Flag			
				If this field is set to 1, the event has occurred. Write 1 to clear.			
				0: No event	·		
				1: Event occurred			

Table 15-15: I²S Interrupt Enable Register

I ² S Interr	I ² S Interrupt Enable			I2S_INTEN	0x0054		
Bits	Field	Access	Reset	Description			
31:4	-	DNM	0	Reserved, Do Not Modify			
3	tx_he_ch0	R/W	0	Transmit FIFO Half-Empty Event Interrupt Enable Set this field to 1 to enable interrupts for this event.			
				0: Disabled 1: Enabled			
2	tx_ob_ch0	R/W	0	, ,	Transmit FIFO One Entry Remaining Event Interrupt Enable Set this field to 1 to enable interrupts for this event. 0: Disabled		
1	rx_thd_ch0	R/W	0	Receive FIFO Threshold Event Interrupt Enable Set this field to 1 to enable interrupts for this event 0: Disabled 1: Enabled	t.		

Analog Devices, Inc. Page 252 of 420



I ² S Interr	upt Enable			I2S_INTEN	0x0054
Bits	Field	Access	Reset	Description	
0	rx_ov_ch0	R/W	0	Receive FIFO Overrun Event Interrupt Enable	
				Set this field to 1 to enable interrupts for this event.	
				0: Disabled	
				1: Enabled	

Analog Devices, Inc. Page 253 of 420



16. Camera Interface (CAMERAIF)

The CAMERAIF is a peripheral designed to read data from camera sensors.

Key features:

- Reads 8-bit, 10-bit, or 12-bit parallel data from an external camera sensor.
- Supports multiple synchronization timing modes:
 - Horizontal and vertical synchronization timing mode using the PCIF_HSYNC and PCIF_VSYNC pins.
 - Start active video (SAV) and end active video (EAV) embedded timing codes within the data stream.
- 8 × 32-bit word FIFO depth:
- Interrupt support for:
 - FIFO not empty
 - FIFO threshold
 - FIFO full
 - Image complete
- Supports either single image capture mode or continuous image capture mode

16.1 Instances

There is one instance of the CAMERAIF, shown in *Table 16-1*. The pins and alternate functions for the CAMERAIF are shown in *Table 16-2*.

Table 16-1: MAX78000 CAMERAIF Instances

Instance	CAMERAIF Peripheral Clock Clock Options	Receive FIFO Depth
CAMERAIF	PCLK	8

Table 16-2: MAX78000 CAMERAIF Signals

Signal Name	81-CTBGA Pin	Alternate Function	Signal Direction	Description
PCIF_PCLK	P1.9	AF1	Input	Pixel Clock Input
PCIF HSYNC	P1.8	AF1	Input	Horizontal Synchronization Input
PCIF_VSYNC	P0.15	AF2	Input	Vertical Synchronization Input
PCIF_D0	P0.20	AF2	Input	Pixel Data Input 0
PCIF_D1	P0.21	AF2	Input	Pixel Data Input 1
PCIF_D2	P0.22	AF2	Input	Pixel Data Input 2
PCIF_D3	P0.23	AF2	Input	Pixel Data Input 3
PCIF_D4	P0.24	AF2	Input	Pixel Data Input 4
PCIF_D5	P0.25	AF2	Input	Pixel Data Input 5
PCIF_D6	P0.26	AF2	Input	Pixel Data Input 6
PCIF_D7	P0.27	AF2	Input	Pixel Data Input 7
PCIF_D8	P0.30	AF2	Input	Pixel Data Input 8
PCIF_D9	P0.31	AF2	Input	Pixel Data Input 9
PCIF_D10	P1.6	AF2	Input	Pixel Data Input 10

Analog Devices, Inc. Page 254 of 420



Signal Name	81-CTBGA Pin	Alternate Function	Signal Direction	Description
PCIF_D11	P1.7	AF2	Input	Pixel Data Input 11

16.2 Capture Modes

The CAMERAIF supports either single image capture mode or continuous capture mode. Each mode and the CAMERAIF configuration are described in the following sections.

16.2.1 Single Image Capture

In this mode, the CAMERAIF waits for one image from the sensor, then stops reading data. Configure the CAMERAIF for this mode by setting the *CAMERAIF_CTRL.read_mode* field to 1. The *CAMERAIF_CTRL.read_mode* field remains set to 1 before and while receiving image data from the camera. Once the image is complete, the hardware automatically sets the *CAMERAIF_CTRL.read_mode* field to 0 and sets the *CAMERAIF_INT_FL.img_done* status to 1.

16.2.2 Continuous Capture

In this mode, the CAMERAIF continues to read image data as long as the connected camera sensor continues to provide image data. Configure the CAMERAIF for continuous capture mode by setting the CAMERAIF_CTRL.read_mode field to 2. Disable continuous mode capture by setting the CAMERAIF CTRL.read mode field to 0.

16.3 Timing Modes

There are two different timing modes, horizontal and vertical synchronization mode and data streaming mode. Both timing modes can be combined with single image capture, or continuous capture read modes.

16.3.1 Horizontal and Vertical Synchronization Timing Mode

In this timing mode, the CAMERAIF uses the PCIF_HSYNC and the PCIF_VSYNC input pins to determine the beginning and end of image data. The CAMERAIF begins to accept image data on the PCIF_Dx pins once the PCIF_VSYNC input pin is transitioned from 0 to 1 and the PCIF_HSYNC input pin reads 1. The PCIF_VSYNC pin only needs to remain high for one PCIF_PCLK period to detect the start of the video signal. The PCIF_HSYNC signal is used to frame a complete set of pixel data. Re-assertion of the PCIF_VSYNC signal indicates to the CAMERAIF that the image is complete.

Set the bit *CAMERAIF_CTRL.ds_timing_en* to 0 to configure the CAMERAIF for horizontal and vertical synchronization mode.

16.3.2 Data Stream Timing Mode

In this timing mode, the PCIF_HSYNC and PCIF_VSYNC input pins are ignored. The CAMERAIF uses embedded timing codes to determine the start and end of a single image or continuous stream. These codes can be configured by setting the SAV code (CAMERAIF_DS_TIMING_CODES.sav) and the EAV code (CAMERAIF_DS_TIMING_CODES.eav). These two codes must match the codes sent by the connected camera respectively and cannot be identical. Set CAMERAIF_CTRL.ds_timing_en to 1 to configure the CAMERAIF for embedded timing codes mode.

16.4 Data Width

The width of the pixel data can be configured as 8-bit, 10-bit, or 12-bit. Pixel data is read from the PCIF_Dx input pins on the rising edge of the PCIF_PCLK input pixel clock. It is assumed that PCIF_Dx changes on the negative edge of PCIF_PCLK.

16.4.1 8-Bit Width

Setting CAMERAIF_CTRL.data_width to 0 sets the recognized pixel width on the PCIF_Dx bus to 8 bits. The upper 4 bits of PCIF_Dx inputs are ignored. Pixel data is framed as 32-bit words before these words are transferred to the 32-bit wide data FIFO and made ready to be read. The 32-bit data FIFO word is oriented with the most significant byte most recently received 8-bit PCIF_Dx data. See Figure 16-1 and Figure 16-2 examples.

Analog Devices, Inc. Page 255 of 420



Figure 16-1: Horizontal and Vertical Synchronization Timing Mode with 8-Bit Data Width





Figure 16-2: Data Stream Timing Mode with 8-Bit Data Width

CAMERAIF_CTRL.data_width = 0 CAMERAIF_CTRL.timing_sel = 1




16.4.2 10 and 12-bit Width

Setting CAMERAIF_CTRL.data_width to 1 sets the recognized pixel width on the PCIF_Dx bus to 10-bits. Set CAMERAIF_CTRL.data_width to 2 to set the recognized pixel width on the PCIF_Dx bus to 12-bits. As with the 8-bit width setting, the pixel data is framed as 32-bit words before these words are transferred to the 32-bit wide data FIFO CAMERAIF_FIFO_DATA and made ready to be read. These pixel widths are MSB zero-padded to 16-bits, and two 16-bit pixels are concatenated to form the 32-bit word. The most recently received PCIF_Dx data is the most significant 16-bits of the FIFO data. See Figure 16-3 for a PCIF_VSYNC/PCIF_HSYNC timing example.

Analog Devices, Inc. Page 256 of 420



Figure 16-3: 10 or 12-bit PCIF VSYNC/PCIF HSYNC



16.5 Data FIFO

The data FIFO CAMERAIF_FIFO_DATA is a 32-bit wide 8-word deep buffer that contains data read from the PCIF_Dx pixel data input pins. The data FIFO threshold can be configured by setting CAMERAIF_CTRL.fifo_thrsh. The CAMERAIF_INT_FL.fifo_thresh is set if the data FIFO depth becomes greater than or equal to CAMERAIF_CTRL.fifo_thrsh. An interrupt can be generated when this condition happens if CAMERAIF_INT_EN.fifo_thresh is set. The data FIFO also provides status flags for FIFO full (CAMERAIF_INT_FL.fifo_full) and FIFO not empty (CAMERAIF_INT_FL.fifo_not_empty). Both status flags have associated interrupts (CAMERAIF_INT_EN.fifo_full and CAMERAIF_INT_EN.fifo_not_empty) that can be enabled and triggered when the status flags are set.

16.6 Usage

16.6.1 DMA

- 1. Set CAMERAIF CTRL.data width and CAMERAIF CTRL.ds timing en as required by the camera sensor attached.
- 2. Enable the CAMERAIF INT EN.img done to generate an interrupt once the image is complete.
- 3. Set *CAMERAIF_CTRL.read_mode* for a single image or continuous capture. Triggering the camera sensor to output an image starts the PCI automatically.
- 4. Set the CAMERAIF CTRL.rx dma thrsh field to the desired FIFO level required to trigger a DMA threshold event.
- 5. Enable the receive DMA by setting the CAMERAIF_CTRL.rx_dma field to 1.
- 6. Enable the CAMERAIF by setting the CAMERAIF CTRL.pcif sys field to 1.
- 7. As data is read from the camera sensor by the CAMERAIF, it triggers a read request whenever it has a full 32-bit word in the data FIFO. Once the camera sensor has finished transmitting data, signaled by a rising edge on PCIF_VSYNC or a data stream EAV code, the CAMERAIF triggers the CAMERAIF_INT_EN.img_done interrupt.
- 8. The interrupt handler can then reset the interrupt flag by writing 1 to CAMERAIF_INT_FL.img_done.

Analog Devices, Inc. Page 257 of 420



16.6.2 Interrupts

- 1. Set CAMERAIF_CTRL.data_width and CAMERAIF_CTRL.ds_timing_en as required by the camera sensor attached.
- 2. Set CAMERAIF_CTRL.fifo_thrsh to the desired level to allow the interrupt to service the FIFO before it fills.
- 3. Enable the CAMERAIF_INT_EN.img_done and the CAMERAIF_INT_EN.fifo_thresh interrupts, generating an interrupt when the image is complete or the FIFO has been filled to the threshold level set in the CAMERAIF_CTRL.fifo_thrsh field.
- 4. Set *CAMERAIF_CTRL.read_mode* for a single image or continuous capture. When the camera sensor is triggered to output an image, the CAMERAIF automatically starts receiving data.
- 5. Enable the CAMERAIF by setting the CAMERAIF_CTRL.pcif_sys field to 1.
- 6. As data is read from the camera sensor by the PCIF, the hardware triggers an interrupt when the FIFO threshold CAMERAIF_CTRL.fifo_thrsh is met. The interrupt handler should perform a burst read from the FIFO (CAMERAIF_FIFO_DATA.data). When the camera sensor finishes transmitting image data, signaled either by a rising edge on PCIF_VSYNC or a data stream EAV code, the hardware generates a CAMERAIF_INT_EN.img_done interrupt.
- 7. After servicing an image done interrupt, the interrupt handler must reset the image done interrupt flag by writing 1 to the CAMERAIF INT FL.img done.
- 8. The software should check CAMERAIF_INT_FL.fifo_not_empty and perform a read of CAMERAIF_FIFO_DATA.data to receive the remainder of the words of data that occupy the FIFO less than CAMERAIF_CTRL.fifo_thrsh. When all of the data is read from the FIFO, hardware clears the CAMERAIF_INT_FL.fifo_not_empty flag automatically.

16.7 Camera Registers

See *Table 3-3* for the base address of this peripheral/module. See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Table 16-3: Parallel Camera Interface Register Summary

Offset	Register	Name
[0x0000]	CAMERAIF_VER	CAMERAIF Revision Register
[0x0004]	CAMERAIF_FIFO_SIZE	CAMERAIF FIFO Size Register
[0x0008]	CAMERAIF_CTRL	CAMERAIF Configuration Register
[0x000C]	CAMERAIF_INT_EN	CAMERAIF Interrupt Enable Register
[0x0010]	CAMERAIF_INT_FL	CAMERAIF Status Flag Register
[0x0014]	CAMERAIF_DS_TIMING_CODES	CAMERAIF Timing Code Register
[0x0030]	CAMERAIF_FIFO_DATA	CAMERAIF FIFO Data Register

16.7.1 Parallel Camera Register Details

Table 16-4: CAMERAIF Version Register

CAMERAIF Version			CAMERAIF_VER		[0x0000]	
Bits	Field	Access	Reset	Reset Description		
31:16	-	RO	0	Reserved		
15:8	major	RO	*	Major Revision This field returns the major revision number of the CAMERAIF.		
7:0	minor	RO	*	Minor Revision This field returns the minor revis	ion number of the CAMERAIF.	

Analog Devices, Inc. Page 258 of 420



Table 16-5: CAMERAIF FIFO Size Register

CAMERAIF FIFO Size			CAI	MERAIF_FIFO_SIZE	[0x0004]
Bits	Field	Access	Reset	Description	
31:8	-	RO	0	Reserved	
7:0	fifo_size	RO	8	FIFO Size	
			This field returns the size of the		CAMERAIF FIFO in words.
			8: FIFO size is 8 words		

Table 16-6: CAMERAIF Configuration Register

CAMERAI	F Configuration			CAMERAIF_CTRL	[0x0008]
Bits	Field	Access	Reset	Description	
31	pcif_sys	R/W	0	Camera Interface Enable	
				Set this field to 1 to enable the Ca	amera interface.
				0: Camera interface disabled 1: Camera interface enabled	
30	three_ch_en	R/W	0	CNN Mode Enable	
				aligns the pixels, and pads the top	nd similar camera modes into 8:8:8, left p byte, resulting in 32-bit data. This mode ta into 32 bits enabling the pushing of ut any additional byte shuffling.
				0: CNN mode disabled 1: CNN mode enabled	
29:16	-	RO	0	Reserved	
30:17	rx_dma_thrsh	R/W	1	DMA Threshold	
					eceive FIFO level to trigger a DMA nt occurs when the FIFO level is equal to field.
				0: Invalid, do not set this field to	CAMERAIF_CTRL.rx_dma is set to 1. o 0 event occurs when the FIFO level is greater
				8: The receive DMA threshold e	event occurs when the FIFO level is equal
				to 8.	
16	rx_dma	R/W	0	Receive DMA Enable	
				Write this field to 1 to enable rec	eive DMA requests
				0: Receive DMA events are disa 1: Receive DMA events are ena	bled, and any pending events are cleared bled
15:10	-	RO	0	Reserved	
9:5	fifo_thrsh	R/W	1	Data FIFO Threshold Setting	
				If the number of words in the FIF6 the CAMERAIF_INT_FL.fifo_thresh	O is greater than or equal to this value, h field is set to 1.
				0: Invalid, do not set this field to 1: FIFO threshold equals 1 word	
				8: FIFO threshold equals 8 word 9 - 31: Reserved	ds

Analog Devices, Inc. Page 259 of 420



CAMERAI	F Configuration			CAMERAIF_CTRL	[8000x0]		
Bits	Field	Access	Reset	Description			
4	ds_timing_en	R/W	0	Camera Timing Select			
				This field selects the camera tim HSYNC/VSYNC mode or embedd	ing synchronization to either ed timing codes in the camera data.		
				0: VSYNC/HSYNC timing-controlled images 1: Embedded timing codes through the SAV and EAV codes.			
3:2	data_width	R/W	0	Camera Data Width			
				Set this field to the width of the	camera's data.		
				0: 8-bit data 1: 10-bit data 2: 12-bit data 3: Reserved Note: Unused PCIF_Dx pins are ig	gnored.		
1:0	read_mode	R/W	0	Camera Read Mode Set this field to the required cam disables the CAMERAIF. 0: Disabled 1: Single image capture 2: Continuous capture 3: Reserved	nera read mode. Setting this field to 0		

Table 16-7: CAMERAIF Interrupt Enable Register

CAMERA	IF Interrupt Enable		CAI	MERAIF_INT_EN	[0x000C]
Bits	Field	Access	Reset	Description	
31:4	-	RO	0	Reserved	
3	3 fifo_not_empty R/W				inable te an interrupt when the FIFO is not empty t_empty = 1), indicating data is available to
				0: Interrupt disabled 1: Interrupt enabled	
2	fifo_thresh	R/W	0	FIFO Threshold Interrupt Er	nable
				Set this field to 1 to generat reached (CAMERAIF_INT_FL	te an interrupt when the FIFO threshold is L.fifo_thresh = 1).
				0: Interrupt Disabled 1: Interrupt Enabled	
1	fifo_full	R/W	0	FIFO Full Interrupt Enable Set this bit to 1 to generate an interrupt when the FIFO is full (CAMERAIF_INT_FL.fifo_full = 1).	
				0: Interrupt Disabled 1: Interrupt Enabled	
0	img_done	R/W	0	Image Complete Interrupt I	Enable
				Set this bit to 1 to generate (CAMERAIF_INT_FL.img_do.	an interrupt when the image is done ne = 1).
				0: Interrupt Disabled 1: Interrupt Enabled	

Analog Devices, Inc. Page 260 of 420



Table 16-8: CAMERAIF Status Flags Register

CAMERAIF Status Flags			CAI	MERAIF_INT_FL	[0x0010]
Bits	Field	Access	Reset	Description	
31:4	-	RO	0	Reserved	
3	fifo_not_empty	RO	0	FIFO Not Empty Status Flag This status is set by hardware when the FIFO level is 1 or greater. This flag is automatically cleared by hardware when all data has been read from the FIFO.	
				0: The FIFO is empty 1: The FIFO is not empty	
2	fifo_thresh	RO	0	FIFO Threshold Status Flag	
				equal to the CAMERAIF_CTRI	e when the FIFO level is greater than or L.fifo_thrsh field. When the level in the shold, this field is automatically cleared to
				0: FIFO threshold not exceed 1: FIFO threshold exceeded	
1	fifo_full	RO	0	FIFO Full Status Flag	
				-	e when the FIFO has reached its full s. The interrupt flag is cleared by n data is read from the FIFO.
				0: The FIFO is not full 1: The FIFO is full	
0	img_done	R/W1C	0	Image Complete Status Flag	
				has transitioned logic level d	e when either the PCIF_VSYNC device pin uring a triggered camera sensor read or S_TIMING_CODES.eav, is detected.
				0: End of the image not det 1: End of the image detecte	

Table 16-9: CAMERAIF Timing Codes Register

CAMERAIF Camera Timing Codes			CAMERAIF_	_DS_TIMING_CODES	[0x0014]	
Bits	Field	Access	Reset	Description		
31:16	-	RO	0	Reserved		
15:8	eav	R/W	0x9D	End Active Video The end active video field is an 8-bit code that is camera-dependent. This value cannot be equal to CAMERAIF_DS_TIMING_CODES.sav. Set this field to the camera's end active video code, which may differ from the reset default of 0x9D.		
7:0	sav	R/W	0x80	Start Active Video The start active video field is an 8-bit code that is camera-dependent This value cannot be equal to CAMERAIF_DS_TIMING_CODES.eav. Se this field to the camera's start active video field, which may differ from the reset default of 0x80.		

Analog Devices, Inc. Page 261 of 420



Table 16-10: CAMERAIF FIFO Data Register

CAMERAIF FIFO Data			CAMERAIF_FIFO_DATA		[0x0030]
Bits	Field	Access	Reset	Description	
31:0	data	R	0	Data Data from the FIFO to be rea becomes immediately availal	d. Once read, the next value in the FIFO ole to read.

Analog Devices, Inc. Page 262 of 420



17. 1-Wire Master (OWM)

The device provides a 1-Wire master (OWM) that the software can use to communicate with one or more external 1-Wire slave devices using a single-signal, combined clock, data protocol. The OWM is contained in the OWM module. The OWM module handles the lower-level details (including timing and drive modes) required by the 1-Wire protocol, allowing the CPU to communicate over the 1-Wire bus at a logical data level.

17.1 1-Wire Master Features

The OWM provides the following features:

- Flexible 1-Wire timing generation (required 1MHz timing base) using the OWM module clock frequency derived from the current system clock source
- The OWM module clock can be pre-scaled to allow proper 1-Wire timing generation using a range of base frequencies.
- Automatic generation of proper 1-Wire time slots for both standard and overdrive timing modes
- Flexible configuration for 1-Wire line pullup modes: options for internal pullup, external fixed pullup, and optional external strong pullup are available.
- Long-line compensation and bit-banging (direct software drive) modes
- 1-Wire reset generation and presence-pulse detection.
- Generation of 1-Wire read and write time slots for single-bit and eight-bit byte transmissions.
- Search ROM Accelerator (SRA) mode simplifies the generation of multiple-bit time slots and discrepancy resolution required when completing the Search ROM function to determine the IDs of multiple, unknown 1-Wire slaves on the bus.
- Transmit data completion, received data available, presence pulse detection, and 1-Wire line-error condition interrupts.

For more information about the 1-Wire protocol and supporting devices, refer to the following resources:

- AN937: Book of iButton® Standards
- AN187: 1-Wire Search Algorithm

iButton is a registered trademark of Maxim Integrated Products, Inc.

Analog Devices, Inc. Page 263 of 420



17.2 1-Wire Pins and Configuration

The one instance of the peripheral shown in *Table 17-1* lists the location of the OWM_IO and OWM_PE signals.

Table 17-1: MAX78000 1-Wire Master Peripheral Pins

OWM Instance	Alternate Function Name
014/14	OWM_IO
OWM	OWM_PE

17.2.1 1-Wire I/O (OWM_IO)

The OWM_IO pin is a bidirectional I/O that is used to drive the external 1-Wire bus directly. As described in the *Book of iButton Standards*, this I/O is generally driven as an open-drain output. The 1-Wire bus requires a common pullup to return the 1-Wire bus line to an idle high state when no master or slave device is actively driving the line low. This pullup can consist of a fixed resistor pullup (connected to the 1-Wire bus outside the microcontroller), an internal pullup enabled by setting *OWM_CFG.int_pullup_enable* to 1, or an OWM module controlled external pullup enabled by setting *OWM_CFG.ext_pullup_mode* to 1.

17.2.2 Pullup Enable (OWM PE)

The 1-Wire pullup enable (PE) signal is an active high output used to enable an optional external pullup on the 1-Wire bus. This pullup is intended to provide a stronger (lower impedance) pullup on the 1-Wire bus under certain circumstances, such as during overdrive mode.

17.2.3 Clock Configuration

To correctly generate the timing required by the 1-Wire protocol in Standard or Overdrive timing modes, the OWM clock must be set to achieve $f_{owmclk}=1 \mathrm{MHz}$. This clock generates both the Standard and Overdrive timing, so it does not need adjustment when transitioning from Standard to Overdrive mode or vice versa.

The OWM peripheral uses the system peripheral clock, PCLK, divided by the value in the $OWM_CLK_DIV_1US.divisor$ field as shown in Equation 17-1 where $f_{PCLK} = \frac{f_{SYSCLK}}{2}$.

Equation 17-1: OWM 1MHz Clock Frequency

$$f_{owmclk} = 1MHz = \frac{f_{PCLK}}{OWM_CLK_DIV_1US.\,divisor}$$

17.3 1-Wire Protocol

The general timing and communication protocols used by the OWM interface are those standardized for the 1-Wire network.

Because the 1-Wire interface is a master interface, it initiates and times all communication on the 1-Wire bus. Except for the presence pulse generation when a device first connects to the 1-Wire bus, 1-Wire slave devices complete 1-Wire bus communication only as directed by the 1-Wire bus master. From a software perspective, the lowest-level timing and electrical details of how the 1-Wire network operates are unimportant. The application can configure the OWM module properly and direct it to complete low-level operations such as reset, read, and write bit/byte operations. Thus, the OWM module on the microcontroller is designed to interface to the 1-Wire bus at a low level.

17.3.1 Networking Layers

In the *Book of iButton Standards*, the 1-Wire communication protocol is described in terms of the ISO-OSI model (International Organization of Standardization (ISO) Open System Interconnection (OSI) Network Layer model). Network layers that apply to this description are the Physical, Link, Network, and Transport layers. The Transport layer consists of the software that transfers memory data other than ROM ID contents to and from the individual 1-Wire network nodes. The

Analog Devices, Inc. Page 264 of 420




Presentation layer corresponds to higher-level application software functions (such as library layers) that implement communication protocols using the 1-Wire layers as a foundation. This document describes the details of the physical, link, and network layers regarding the OSI Network Layer model. The Transport and Presentation layers are beyond the scope of this document.

17.3.1.1 Physical Layer

The 1-Wire communication bus consists of a single data/power line plus ground. Devices (either master or slave) interface to the 1-Wire communication bus using an open-drain (active low) connection, meaning the 1-Wire bus normally idles in a high state.

An external pullup resistor is used to pull the 1-Wire line high when no master or slave device is driving the line. This means that 1-Wire devices do not actively drive the 1-Wire line high. Instead, they either drive the line low or release it (set their output to high impedance) to allow the external resistor to pull the line high. This allows the 1-Wire bus to operate in a wired-AND manner, as shown in *Figure 17-1*, and avoids bus contention if more than one device attempts to drive the 1-Wire bus at the same time.

Figure 17-1: 1-Wire Signal Interface



17.3.1.2 Link Layer

The 1-Wire Bus supports a single master and one or more slave devices (multidrop). Slave devices can connect to and disconnect from the 1-Wire Bus dynamically (as is typically the case with iButton devices that operate using an intermittent touch contact interface), which means that it is the master's responsibility to poll the bus as needed to determine the number and types of 1-Wire devices that are connected to the bus.

The OWM initiates all communication sequences on the 1-Wire Bus. The OWM determines when 1-Wire data transmissions begin and the overall communication speed that is used. There are three different communication speeds supported by the 1-Wire specification: standard speed, overdrive speed, and hyperdrive speed. However, only standard speed and overdrive speed are supported by the OWM peripheral in the devices.


17.3.1.2.1 OWM Reset and Presence Detect

The OWM begins each communication sequence by sending a reset pulse, as shown in *Figure 17-2*. This pulse resets all 1-Wire slave devices on the line to their initial states and causes them all to begin monitoring the line for a command from the OWM. Each 1-Wire slave device on the line responds to the reset pulse by sending out a presence pulse. These pulses from multiple 1-Wire slave devices are combined in wired-AND fashion, resulting in a pulse whose length is determined by the slowest 1-Wire slave device on the bus.

Analog Devices, Inc. Page 265 of 420



Figure 17-2: 1-Wire Reset Pulse



In general, the 1-Wire line must idle in a high state when communication is not taking place. The master can pause communication in between time slots. There is not an overall "timeout" period that causes a slave to revert to the reset state if the master takes too long between one time slot and the next time slot.

The 1-Wire communication protocol relies on the fact that the maximum allowable length for a bit transfer (write 0/1 or read bit) time slot is less than the minimum length for a 1-Wire reset. At any time, if the 1-Wire line is held low (by the master or by any slave device) for more than the minimum reset pulse time, all slave devices on the line interpret this as a 1-Wire reset pulse.

17.3.1.2.2 OWM Write Time Slot

All 1-Wire bit time slots are initiated by the 1-Wire bus master and begin with a single falling edge. There is no indication given by the beginning of a time slot if a read bit or write bit operation is intended, as the time slots all begin in the same manner. Rather, the 1-Wire command protocol enforces agreement between the OWM and slave as to which time slots are used for bit writes and which time slots are used for bit reads.


When multiple bits of a value are transmitted (or read) in sequence, the least significant bit of the value is always sent or received first. The 1-Wire bus is a half-duplex bus, so data is transmitted in only one direction (from master to slave or from slave to master) at any given time.

As shown in *Figure 17-3*, the time slots for writing a 0 bit and writing a 1 bit begin identically, with the falling edge and a minimum-width low pulse sent by the master. To write a one bit, the master releases the line after the minimum low pulse, allowing it to be pulled high. To write a zero bit, the master continues to hold the line low until the end of the time slot.

Analog Devices, Inc. Page 266 of 420



Figure 17-3: 1-Wire Write Time Slot



From the slave's perspective, the initial falling edge of the time slot triggers the start of an internal timer, and when the proper amount of time has passed, the slave samples the 1-Wire line that is driven by the master. This sampling point is in between the end of the minimum-width low pulse and the end of the time slot.


17.3.1.2.3 OWM Read Time Slot

As with all 1-Wire transactions, the master initiates all bit read time slots. Like the bit write time slots, the bit read time slot begins with a falling edge. From the master's perspective, this time slot is transmitted identically to the "Write 1 Bit" time slot shown in *Figure 17-3*. The master begins by transmitting a falling edge, holds the line low for a minimum-width period, and then releases the line.

The difference here is that instead of the slave sampling the line, the slave begins transmitting either a 0 (by holding the line low) or a 1 (by leaving the line to float high) after the initial falling edge. The master then samples the line to read the bit value that is transmitted by the slave device.

For example, *Figure 17-4* shows a sequence in which the slave device transmits data back to the 1-Wire bus master upon request. The slave device does not need to do anything to transmit a 1 bit. It simply leaves the line alone (to float high) and waits for the next time slot. The slave device holds the line low until the end of the time slot to transmit a 0 bit.

Figure 17-4: 1-Wire Read Time Slot



Analog Devices, Inc. Page 267 of 420



17.3.1.2.4 Standard Speed and Overdrive Speed

By default, all 1-Wire communications following reset begin at the lowest rate of speed (that is, standard speed). For 1-Wire devices that support it, it is possible for the OWM to increase the rate of communication from standard speed to overdrive speed by sending the appropriate command.

The protocols and time slots operate identically for standard and overdrive speeds. The difference comes in the widths of the time slots and pulses. The OWM automatically adjusts the timings based on the setting of the *OWM_CFG.overdrive* field.

If a 1-Wire slave device receives a standard speed reset pulse, it resets and reverts to standard speed communication. If the device is already communicating in overdrive mode, and it receives a reset pulse at the overdrive speed, it resets but remains in overdrive mode.

17.3.1.3 Network Layer

17.3.1.3.1 ROM Commands

Following the initial 1-Wire reset pulse on the bus, all slave 1-Wire devices are active, which means they are monitoring the bus for commands. Because the 1-Wire bus can have multiple slave devices present on the bus at any time, the OWM must go through a process (defined by the 1-Wire command protocol) to activate only the 1-Wire slave device it intends to communicate with and deactivate all others. This is the purpose of the ROM commands (network layer) shown in *Table* 17-2.

Table 17-2: 1-Wire ROM Commands

ROM Command	Hex Value
Read ROM	0x33
Match ROM	0x55
Search ROM	0xF0
Skip ROM	0xCC
Overdrive Skip ROM	0x3C
Overdrive Match ROM	0x69
Resume Communication	0xA5

The ROM command layer relies on the fact that all 1-Wire slave devices are assigned a globally unique, 64-bit ROM ID. This ROM ID value is factory programmed to ensure that no two 1-Wire slave devices have the same value.

Analog Devices, Inc. Page 268 of 420



17.3.1.3.2 ROM ID

Figure 17-5 is a visual representation of the 1-Wire ROM ID fields and shows the organization of the fields within the 64-bit ROM ID for a device.

Figure 17-5: 1-Wire ROM ID Fields




Table 17-3 provides a detailed description of each of the ROM ID fields.

Table 17-3: 1-Wire Slave Device ROM ID Field

Field	Bit Number	Description
Family code	0-7	This 8-bit value is used to identify the type of a 1-Wire slave device.
Unique ID	8-55	This 48-bit value is factory-programmed to give each 1-Wire slave device (within a given family code group) a globally unique identifier.
CRC	56-63	This is the 8-bit, 1-Wire CRC as defined in the <i>Book of iButton Standards</i> . The CRC is generated using the polynomial $(x^8 + x^5 + x^4 + 1)$.

Note: For certain operations that consist only of writing from the OWM to the slave, it is technically possible for the master to communicate with more than one slave at a time on the same 1-Wire bus. For this to work, the exact same data must be transmitted to all slave devices, and any values read back from the slaves must either be identical as well or must be disregarded by the master device (because different slaves can attempt to transmit different values). The following descriptions assume, however, that the master is communicating with only one slave device at a time because this is the method normally used.

As explained above, the ROM ID contents play a key role in addressing and selecting devices on the 1-Wire bus. All devices except one are in an idle/inactive state after the Match ROM command or the Search ROM command is executed. They return to the active state only after receiving a 1-Wire reset pulse.

Devices with overdrive capability are distinguished from others by their family code and two additional ROM commands (Overdrive Skip ROM and Overdrive Match ROM). The first transmission of the ROM command itself takes place at the normal speed understood by all 1-Wire devices. After a device with overdrive capability is addressed and set into overdrive mode (that is, after the appropriate ROM command is received), further communication to that device must occur at overdrive speed. Because all deselected devices remain in the idle state if no reset pulse of regular duration is detected, even multiple overdrive components can reside on the same 1-Wire bus. A reset pulse of regular duration resets all 1-Wire devices on the bus and simultaneously sets all overdrive-capable devices back to the default standard speed.

17.3.2 Read ROM Command

The Read ROM command allows the OWM to obtain the 8-byte ROM ID of any slave device connected to the 1-Wire bus. Each slave device on the bus responds to this command by transmitting all eight bytes of its ROM ID value, starting with the least significant byte (Family Code) and ending with the most significant byte (CRC).

Because this command is addressed to all 1-Wire devices on the bus, if more than one slave is present on the bus, there is a data collision as multiple slaves attempt to transmit their ROM IDs at once. This condition is detectable by the OWM because the CRC value does not match the ROM ID value received. In this case, the OWM should reset the 1-Wire bus and

Analog Devices, Inc. Page 269 of 420



select a single slave device on the bus to continue either by using the Match ROM command (if the ROM ID values are already known) or the Search ROM command (if the master has not yet identified some or all devices on the bus).

After the Read ROM command is complete, all slave devices on the 1-Wire bus are selected or active, and communication proceeds to the Transport layer.

17.3.3 Skip ROM and Overdrive Skip ROM Commands

The Skip ROM command is used to activate all slave devices present on the 1-Wire bus regardless of their ROM ID. Normally, this command is used when only a single 1-Wire slave device is connected to the bus. After the Skip ROM command is complete, all slave devices on the 1-Wire bus are selected or active, and communication proceeds to the Transport layer.

The Overdrive Skip ROM command operates in an identical manner except that running it also causes the receiving slave devices to shift communication speed from standard speed to overdrive speed. The Overdrive Skip ROM command byte itself (0x3C) is transmitted at standard speed. All subsequent communication is sent at overdrive speed.

17.3.4 Match ROM and Overdrive Match ROM Commands

The Match ROM command is used by the OWM to select one and only one slave 1-Wire device when the ROM ID of the device is already determined. When transmitting this command, the master sends the command byte (that is, 0x55 for standard speed and 0x69 for overdrive speed) and then sends the entire 64-bit ROM ID for the device selected, least significant bit first.

During the transmission of the ROM ID by the master, all slave devices monitor the bus. As each bit is transmitted, each of the slave devices compares it against the corresponding bit of their ROM ID. If the bits match, the slave device continues to monitor the bus. If the bits do not match, the slave device transitions to the inactive state (waiting for a 1-Wire reset) and stops monitoring the bus.

At the end of the transmission, at most one slave device is active, which is the slave device whose ROM ID matched the ROM ID that was transmitted. All other slave devices are inactive. Communication then proceeds to the Transport layer for the device that was selected.

The Overdrive Match ROM command operates in an identical manner except that it also causes the slave device selected by the command to shift communication speed from standard speed to overdrive speed. The Overdrive Match ROM command byte (0x69) and the 64-bit ROM ID bits are transmitted at standard speed. All subsequent communication is sent at overdrive speed.

17.3.5 Search ROM Command

The Search ROM command allows the OWM to determine the ROM ID values of all 1-Wire slave devices connected to the bus using an iterative search process. Each execution of the Search ROM command reveals the ROM ID of one slave device on the bus.

The operation of the Search ROM command resembles a combination of the Read ROM and Match ROM commands. First, all slaves on the bus transmit the least significant bit (bit 0) of their ROM IDs. Next, all slaves on the bus transmit a complement of the same bit. By analyzing the two bits received, the master can determine if the bit 0 values were 0 for all slaves, 1 for all slaves, or a combination of the two. Next, the master selects which slaves remain activated for the next step in the Search ROM process by transmitting the bit 0 value for the slaves it selects. All slaves whose bit 0 matches the value transmitted by the master remain active, while slaves with a different bit 0 value go to the inactive state and do not participate in the remainder of the Search ROM command.

Next, the same process is followed for bit 1, then bit 2, and so on until the 63rd bit (most significant bit) of the ROM ID is transmitted. At this point, only one slave device remains active, and the master can either continue with communication at the Transport layer or issue a 1-Wire reset pulse to go back for another pass at the Search ROM command.

Analog Devices, Inc. Page 270 of 420



The *Book of iButton Standards* goes into more detail about the process used by the master to obtain ROM IDs of all devices on the 1-Wire bus using multiple executions of the Search ROM command. The algorithm resembles a binary tree search and is used regardless of how many devices are on the bus.

There is no overdrive equivalent version of the Search ROM command.

17.3.6 Search ROM Accelerator Operation

The OWM module provides a special accelerator mode for use with the Search ROM command to allow the Search ROM command to process more quickly. This mode is activated by setting OWM_CTRL_STAT.sta_mode to 1.

When this mode is active, ROM IDs being processed by the Search ROM command are broken into 4-bit nibbles where the current 64-bit ROM ID varies with each pass through the search algorithm. Each 4-bit processing step is initiated by writing the 4-bit value to *OWM_DATA.tx_rx*. This causes the generation of twelve 1-Wire time slots by the OWM as each bit in the 4-bit value (starting with the LSB) results in a read of two bits (all active slaves transmitting bit N of their ROM IDs, then all active slaves transmitting the complement of bit N of their ROM ID), and then a write of a single bit by the OWM.

After the 4-bit processing stage is complete, the return value is loaded into *OWM_DATA.tx_rx* consists of 8 bits. The low nibble (bits 0 through 3) contains the four discrepancy flags: one for each ID bit processed. If the discrepancy bit is set to 1, it means that either two slaves with differing ID bits in that position both responded (the 2 bits read were both zero), or no slaves responded (the 2 bits read were both 1). If the discrepancy bit is set to 0, then the 2 bits read were complementary (either 0, 1 or 1, 0), meaning there was no bus conflict.

In this way, at each step in the Search ROM command, the master either follows the ID of the responding slaves or deselects some of the slaves on the bus in case of a conflict. By the time the end of the 64-bit ROM ID is reached (the sixteenth 4-bit group processing step), the combination of all bits from the high nibbles of the received data are equal to the ROM ID of one of the slaves remaining on the bus. Subsequent passes through the Search ROM algorithm are used to determine additional slave ROM ID values until all slaves are identified. Refer to the *Book of iButton Standards* for a detailed explanation of the search function and possible variants of the search algorithm applicable to specific circumstances.

17.3.7 Resume Communication Command

If more than one 1-Wire slave device is on the bus, then the master must specify which one it wishes to communicate with each time a new 1-Wire command (starting with a reset pulse) begins. Using the commands discussed previously, this would normally involve sending the Match ROM command each time, which means the master must explicitly specify the full 64-bit ROM ID of the part it communicates with for each command.

The Resume Communication command provides a shortcut for this process by allowing the master to repeatedly select the same device for multiple commands without having to transmit the full ROM ID each time.

When the OWM selects a single device (using the Match ROM or Search ROM commands), an internal flag called the RC (for Resume Communication) flag is set in the slave device. (Only one device on the bus has this flag set at any one time; the Skip ROM command selects multiple devices, but the RC flag is not set by the Skip ROM command.)

When the master resets the 1-Wire bus, the RC flag remains set. At this point, it is possible for the master to send the Resume Communication command. This command does not have a ROM ID attached to it, but the device that has the RC flag set responds to this command by going to the active state while all other devices deactivate and drop off the 1-Wire bus.

Issuing any other ROM command clears the RC flag on all devices. So, for example, if a Match ROM command is issued for device A, its RC flag is set. The Resume Communication command can then be used repeatedly to send commands to device A. If a Match ROM command is then sent with the ROM ID of device B, the RC flag on device A will clear to 0, and the RC flag on device B is set.

Analog Devices, Inc. Page 271 of 420



17.4 1-Wire Operation

Once the OWM peripheral is correctly configured, then using the OWM peripheral to communicate with the 1-Wire network involves directing the OWM to generate the proper reset, read, and write operations to communicate with the 1-Wire slave devices used in a specific application.

The OWM manages the following 1-Wire protocol primitives directly in either Standard or Overdrive mode:

- 1-Wire bus reset (including detection of presence pulse from responding slave devices).
- Write single bit (a single write time slot).
- Write 8-bit byte, least significant bit first (eight write time slots).
- Read single bit (a single write-1 time slot).
- Read 8-bit byte, least significant bit first (eight write-1 time slots).
- Search ROM Acceleration Mode allowing the generation of four groups of three time slots (read, read, and write) from a single 4-bit register write to support the Search ROM command.

17.4.1 Resetting the OWM

The first step in any 1-Wire communication sequence is to reset the 1-Wire bus. To direct the OWM module to complete a 1-Wire reset, write OWM_CTRL_STAT.start_ow_reset to 1. This generates a reset pulse and checks for a replying presence pulse from any connected slave devices.

Once the reset time slot is complete, the <code>OWM_CTRL_STAT.start_ow_reset</code> field is automatically cleared to zero. Then, the interrupt flag <code>OWM_INTFL.ow_reset_done</code> is set to 1 by the hardware. This flag must be cleared by writing a 1 bit to the flag.

If a presence pulse is detected on the 1-Wire bus during the reset sequence (that should normally be the case unless no 1-Wire slave devices are present on the bus), the *OWM_CTRL_STAT.presence_detect* flag is also set to 1. This flag does not result in the generation of an interrupt.

17.5 1-Wire Data Reads

17.5.1 Reading a Single Bit Value from the 1-Wire Bus

The procedure for reading a single bit is like the procedure for writing a single bit because the operation is completed by writing a 1 bit that the slave device either leaves unchanged (to transmit a 1 bit) or overrides by forcing the line low (to transmit a 0 bit).

To read a single bit value from the 1-Wire Bus, complete the following steps:

- 1. Set OWM_CFG.single_bit_mode to 1. This setting causes the OWM to transmit/receive a single bit of data at a time instead of the default 8 bits.
- 2. Write *OWM_DATA.tx_rx* to 1. Only bit 0 of this field is used in this instance; the other bits in the field are ignored. Writing to the *OWM_DATA* register initiates the read of the bit on the 1-Wire bus.
- 3. Once the single-bit transmission is complete, the hardware sets the interrupt flag OWM_INTFL.tx_data_empty to 1. This flag (that triggers an OWM module interrupt if OWM_INTEN.tx_data_empty is also set to 1) is cleared by writing a 1 to the flag.
- 4. As the hardware shifts the bit value out, it also samples the value returned from the slave device. Once this value is ready to read, the interrupt flag <code>OWM_INTFL.rx_data_ready</code> is set to 1. If <code>OWM_INTEN.rx_data_ready</code> is set to 1, an OWM module interrupt occurs.
- 5. Read *OWM_DATA.tx_rx* (only bit 0 is used) to determine the value returned by the slave device. Note that if no slave devices are present or the slaves are not communicating with the master, bit 0 remains set to 1.

Analog Devices, Inc. Page 272 of 420



17.5.2 Reading an 8-Bit Value from the 1-Wire Bus

The procedure for reading an 8-bit byte is like the procedure for writing an 8-bit byte because the operation is completed by writing eight 1 bits that the slave device either leaves unchanged (to transmit 1 bits) or overrides by forcing the line low (to transmit 0 bits).

- 1. Set OWM CFG.single bit mode to 0. This setting causes the OWM to transmit/receive in the default 8-bit mode.
- 2. Write OWM DATA.tx rx to 0x0FFh.
- 3. Once the 8-bit transmission completes, the hardware sets the interrupt flag <code>OWM_INTFL.tx_data_empty</code> to 1. This flag (that triggers an OWM module interrupt if <code>OWM_INTEN.tx_data_empty</code> is also set to 1) is cleared by writing a 1 to the flag.
- 4. As the hardware shifts the bit values out, it also samples the values returned from the slave device. Once the full 8-bit value is ready to be read, the interrupt flag OWM_INTFL.rx_data_ready is set to 1. If OWM_INTEN.rx_data_ready is set to 1, an OWM module interrupt occurs.
- 5. Read *OWM_DATA.tx_rx* to determine the 8-bit value returned by the slave device. *Note that if no slave devices are present or the slave devices are not communicating with the master, the return value 0x0FF is the same as the transmitted value.*

17.6 Registers

See *Table 3-3* for the base address of this peripheral/module. See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Table 17-4: OWM Register Summary

Offset	Register	Description			
[0x0000]	OWM_CFG	OWM Configuration Register			
[0x0004]	OWM_CLK_DIV_1US	OWM Clock Divisor Register			
[8000x0]	OWM_CTRL_STAT	OWM Control/Status Register			
[0x000C]	OWM_DATA	OWM Data Buffer Register			
[0x0010]	OWM_INTFL	OWM Interrupt Flag Register			
[0x0014]	OWM_INTEN	OWM Interrupt Enable Register			

17.6.1 Register Details

Table 17-5: OWM Configuration Register

OWM Configuration Register			OWM_CFG		[0x0000]
Bits	Field	Access	Reset	Description	
31:8	-	RO	0	Reserved	
7	int_pullup_enable	R/W	0	Internal Pullup Enable Set this field to enable the internal pullup resistor. 0: Internal pullup disabled. 1: Internal pullup enabled.	
6	overdrive	R/W	0	1: Internal pullup enabled. Overdrive Enable Set this field to 1 to enable overdrive mode for 1-Wire communications. Clearing this field sets 1-Wire communications to standard speed. 0: Overdrive mode disabled, standard speed mode. 1: Overdrive mode enabled.	

Analog Devices, Inc. Page 273 of 420



OWM Co	nfiguration Register			OWM_CFG	[0x0000]	
Bits	Field	Access	Reset	Description		
5	single_bit_mode	R/W	0	Bit Mode Enable		
				When set to 1, only a single bit at a time is transmitted and received (LSB of OWM_DATA) rather than the whole byte.		
				0: Byte mode enabled, single bi 1: Single bit mode enabled, byte		
4	ext_pullup_enable	R/W	0	External Pullup Enable		
				pull the wire high regardless of its	the 1-Wire master is idle. FET is designed to senable state (that is, high or low). Idle means are are no 1-Wire accesses in progress.	
				0: External pullup pin is not driv 1: External pullup pin is driven h pulling the 1-Wire IO high.	ven to high. nigh when the 1-Wire bus is idle, actively	
3	ext_pullup_mode	R/W	0	External Pullup Mode		
				Provides an extra output to control an external pullup. For long wires, a pullup resistor strong enough to pull the wire high in a reasonable amount of time might need to be so strong that it would be difficult to drive the line low. In this case, implement an external FET to actively drive the wire high for a brief amount of time. Then, let the resistor keep the line high.		
2	bit_bang_en	R/W	0	Bit-Bang Mode Enable		
				Enable bit-bang control of the I/O pin. If this bit is set to 1, OWM_CTRL_STAT.bit_bang_oe controls the state of the I/O pin.		
				0: Bit-bang mode disabled. 1: Bit-bang mode enabled.		
1	force_pres_det	R/W	1	Presence Detect Force		
				Setting this bit to 1 drives the OWM_IO pin low during presence detection. Use this bit field to prevent a large number of 1-Wire slaves on the bus from all responding at different times, which might cause ringing. When this bit is set to 1, the OWM_CTRL_STAT.presence_detect bit is always set as the result of a 1-Wire reset even if no slave devices are present on the bus.		
					resence detection portion of 1-Wire reset. Juring presence detection portion of 1-Wire	
0	long_line_mode	R/W	0	Long Line Mode Enable		
				Selects alternate timings for 1-Wire communication. The recommended setting depends on the length of the wire. For lines less than 40 meters, 0 should be used.		
				_	ite one release, the data sampling, and the ximately 5µs, 15µs, and 7µs, respectively.	
				Setting this bit to 1 enables long line mode timings during standard mode communications. This mode moves the write one release, the data sampling, and the time-slot recovery times out to approximately $8\mu s$, $22\mu s$, and $14\mu s$, respectively.		
				0: Standard operation for lines 1: Long Line mode enabled.	less than 40 meters.	

Table 17-6: OWM Clock Divisor Register

OWM Clock Divisor				OWM_CLK_DIV_1US	[0x0004]
Bits	Field	Access	Reset Description		
31:8	-	RO	0	Reserved	

Analog Devices, Inc. Page 274 of 420



OWM Clo	OWM Clock Divisor			OWM_CLK_DIV_1US [0x0004]	
Bits	Field	Access	Reset	Description	
7:0	divisor	R/W	0	OWM Clock Divisor Divisor for the OWM peripheral clo the Clock Configuration section for 0x00: OWM clock disabled. 0x01: $f_{owmclk} = \frac{f_{PCLK}}{1}$ 0x02: $f_{owmclk} = \frac{f_{PCLK}}{2}$ 0xFF: $f_{owmclk} = \frac{f_{PCLK}}{255}$	ck. The target is to achieve a 1MHz clock. See details.

Table 17-7: OWM Control Status Register

OWM Co	ntrol Status			OWM_CTRL_STAT	[0x0008]	
Bits	Field	Access	Reset	Description		
31:6	-	RO	0	Reserved		
5	presence_detect	R	0	Presence Detect Flag		
				Set to 1 when a presence pulse is 1-Wire reset sequence.	detected from one or more slaves during the	
				1	ing previous 1-Wire reset sequence. during previous 1-Wire reset sequence.	
4	od_spec_mode	R	0	Overdrive Spec Mode		
				Returns the version of the overdri	ve spec.	
3	ow_input	R	-	OWM_IN State		
				Returns the current logic level on the OWM_IO pin.		
				0: OWM_IO pin is low.		
				1: OWM_IO pin is high.		
2	bit_bang_oe	R/W	0	OWM Bit-Bang Output		
				When bit-bang mode is enabled (<i>OWM_CFG.bit_bang_en</i> = 1), this bit sets the state of the OWM_IO pin. Setting this bit to 1 drives the OWM_IO pin low. Setting this bit to 0 releases the line, allowing the OWM_IO pin to be pulled high by the pullup resistor or held low by a slave device.		
				0: OWM_IO pin floating.		
				1: Drive OWM_IO pin to low sta	te.	
1	sra_mode	R/W	0	Search ROM Accelerator Enable		
				Enable Search ROM Accelerator mode. This mode is used to identify slaves and their addresses that are attached to the 1-Wire bus.		
				Search ROM accelerator mode disabled. Search ROM accelerator mode enabled.		
0	start_ow_reset	R/W	0	Start 1-Wire Reset Pulse		
				Write 1 to start a 1-Wire reset sequence. Automatically cleared by the OWM hardware when the reset sequence is complete.		
				0: 1-Wire reset sequence compl 1: Start a 1-Wire reset sequence		

Analog Devices, Inc. Page 275 of 420



Table 17-8: OWM Data Buffer Register

OWM Data			OWM_DATA		[0x000C]	
Bits	Field	Access	Reset	Reset Description		
31:8	-	RO	0	Reserved		
7:0	tx_rx	R/W	0	OWM Data Field		
				Writing to this field sets the transmit data and initiates a 1-Wire data transmit cycle. Reading from this field returns the data received by the master during the last 1-Wire data transmit cycle.		

Table 17-9: OWM Interrupt Flag Register

OWM Interrupt Flag		OWM_INTFL		[0x0010]	
Field	Access	Reset	Description		
_	RO	0	Reserved		
line_low	R/W1C	0	Line Low Flag		
			If this flag is set, the OWM_IO pin	was in a low state. Write 1 to clear this flag.	
line_short	R/W1C	0	Line Short Flag		
			The OWM hardware detected a sh flag.	The OWM hardware detected a short on the OWM_IO pin. Write 1 to clear this	
rx_data_ready	R/W1C	0	RX Data Ready		
			Data received from the 1-Wire bus and is available in the <i>OWM_DATA.tx_rx</i> field. Write 1 to clear this flag.		
			O: Receive data not available. 1: Data received and is available in the OWM_DATA.tx_rx field.		
tx_data_empty	R/W1C	0	TX Empty		
			The OWM hardware automatically sets this interrupt flag when the data transmit is complete. Write 1 to clear this flag.		
			0: Either no data was sent, or the data in the <i>OWM_DATA.tx_rx</i> field has not completed transmission.		
			1: Data in the OWM_DATA.tx_rx field was transmitted.		
ow_reset_done	R/W1C	0	Reset Complete		
			This flag is set when a 1-Wire reset sequence completes. To start a 1-Wire reset sequence, see <i>OWM_CTRL_STAT.start_ow_reset</i> . Write 1 to clear this flag.		
	Field - line_low line_short rx_data_ready tx_data_empty	Field Access - RO line_low R/W1C line_short R/W1C rx_data_ready R/W1C tx_data_empty R/W1C	Field Access Reset - RO 0 line_low R/W1C 0 line_short R/W1C 0 rx_data_ready R/W1C 0 tx_data_empty R/W1C 0	Field Access Reset Description RO Reserved Line Low Flag If this flag is set, the OWM_IO pin Line_short R/W1C R/W1C Line Short Flag The OWM hardware detected a sl flag. RX Data Ready Data received from the 1-Wire but field. Write 1 to clear this flag. 0: Receive data not available. 1: Data received and is available. 1: Data received and is available transmit is complete. Write 1 to c 0: Either no data was sent, or the completed transmission. 1: Data in the OWM_DATA.tx_ra ow_reset_done R/W1C Reset Complete This flag is set when a 1-Wire reset	

Table 17-10: OWM Interrupt Enable Register

OWM Interrupt Enable			OWM_INTEN		[0x0014]	
Bits	Field	Access	Reset	Description		
31:5	-	RO	0	Reserved		
4	line_low	R/W	0	Line Low Interrupt Enable Set this field to 1 to enable the I/O pin low detected interrupt.		
				0: Interrupt disabled. 1: Interrupt enabled.		
3	line_short	R/W	0	Line Short Interrupt Enable Set this field to 1 to enable the I/O pi O: Interrupt disabled. 1: Interrupt enabled.	n short detected interrupt.	

Analog Devices, Inc. Page 276 of 420



OWM Int	errupt Enable		OWM_INTEN		[0x0014]	
Bits	Field	Access	Reset	Description		
2	rx_data_ready	R/W	0	Receive Data Ready Interrupt Enable Set this field to 1 to enable the receive data ready interrupt.		
				0: Interrupt disabled. 1: Interrupt enabled.		
1	tx_data_empty	R/W	0	Transmit Data Empty Interrupt Enable Set this field to 1 to enable the transmit data empty interrupt.		
				0: Interrupt disabled. 1: Interrupt enabled.		
0	ow_reset_done	R/W	0	1-Wire Reset Sequence Complete Into Set this field to 1 to enable the 1-Wir	terrupt Enable e reset sequence completed interrupt.	
				0: Interrupt disabled. 1: Interrupt enabled.		

Analog Devices, Inc. Page 277 of 420



18. Real-Time Clock (RTC)

18.1 Overview

The RTC is a 32-bit binary timer that keeps the time of day up to 136 years. It provides time-of-day and sub-second alarm functionality in the form of system interrupts.

The RTC operates on an external 32.768kHz time base. It can be generated from the internal crystal oscillator driving an external 32.768kHz crystal between the 32KIN and 32KOUT pins (ERTCO) or a 32.768kHz square wave driven directly into the 32KIN pin. Refer to the device data sheet for the required electrical characteristics of the external crystal.

A user-configurable, digital frequency trim is provided for applications requiring higher accuracy.

The 32-bit seconds register, RTC_SEC, is incremented every time the RTC_SSEC.ssec sub-seconds field rolls over.


Two alarm functions are provided:

- 1. A programmable time-of-day alarm provides a single event, alarm timer using the *RTC_TODA* alarm register, *RTC_SEC* register, and *RTC_CTRL.tod_alarm_ie* field.
- 2. A programmable sub-second register provides a recurring alarm using the RTC sub-second alarm register (RTC_SSECA) and the RTC_CTRL.ssec_alarm field

The RTC is powered in the AoD or while there is a valid voltage on the VCOREA device pin.

Disabling the RTC, RTC_CTRL.en cleared to 0, stops incrementing the RTC_SSEC, RTC_SEC, and the internal RTC sub-second counter, but preserves their current values. The 32kHz oscillator is not affected by the RTC_CTRL.en field. While the RTC is enabled, RTC_CTRL.en set to 1, the RTC_TRIM.vrtc_tmr field is also incremented every 32 seconds.

Figure 18-1: MAX78000 RTC Block Diagram (12-bit Sub-Second Counter)



Analog Devices, Inc. Page 278 of 420



18.2 Instances

One instance of the RTC peripheral is provided. The RTC counter and alarm register details and description are shown in *Table 18-1*.

Table 18-1: RTC Seconds, Sub-Seconds, Time-of-Day Alarm and Sub-Seconds Alarm Register Details

Register	Width (bits)	Counter Increment	Minimum	Maximum	Description
RTC_SEC	32	1 second	1 second	136 years	Seconds Counter Register
RTC_SSEC	12	244 $\mu s \left(\frac{1}{4096Hz} \right)$	244 μs	1 second	Sub-Seconds Counter Register
RTC_TODA	20	1 second	1 second	12 days	Time-of-Day Alarm Register
RTC_SSECA	32	244 $\mu s \left(\frac{1}{4096Hz}\right)$	244 μs	12 days	Sub-Second Alarm Register

18.3 Register Access Control

Access protection mechanisms prevent the software from accessing critical registers and fields while the hardware is updating them. Monitoring the RTC_CTRL.busy and RTC_CTRL.rdy fields allows the software to determine when it is safe to write to registers and when registers read valid results.

Table 18-2: RTC Register Access

Register	Field	Read Access	Write Access	RTC_CTRL.busy = 1 during Writes	Description
RTC_SEC	All	$RTC_CTRL.busy = 0$ $RTC_CTRL.rdy = 1^{\dagger}$	RTC_CTRL.busy = 0 RTC_CTRL.rdy = 1 [†]	Υ	Seconds Counter
RTC_SSEC	ssec	$RTC_CTRL.busy = 0$ $RTC_CTRL.rdy = 1^{\dagger}$	RTC_CTRL.busy = 0 RTC_CTRL.rdy = 1 [†]	Y	Sub-Seconds Counter
RTC_TODA	All	Always	RTC_CTRL.busy = 0 AND (RTC_CTRL.tod_alarm_ie = 0 OR RTC_CTRL.en)	Υ	Time-of-Day Alarm
RTC_SSECA	All	Always	RTC_CTRL.busy = 0 AND (RTC_CTRL.ssec_alarm_ie = 0 OR RTC_CTRL.en)	Υ	Sub-Seconds Alarm
RTC_TRIM	All	Always	RTC_CTRL.busy = 0 RTC_CTRL.wr_en = 1	Υ	Trim
RTC_OSCCTRL	All	Always	RTC_CTRL.wr_en = 1	N	Oscillator Control
RTC_CTRL	en	Always	RTC_CTRL.busy = 0 RTC_CTRL.wr_en = 1	Υ	RTC Enable Field
	All other bits	Always	††	Υ	

[†] See the RTC_SEC and RTC_SSEC Read Access Control section for details.

18.3.1 RTC_SEC and RTC_SSEC Read Access Control

Software reads of the *RTC_SSEC* and *RTC_SSEC* registers return invalid results if the read operation occurs on the same cycle that the register is being updated by the hardware (*RTC_CTRL.rdy* = 0). To avoid this, the hardware sets the *RTC_CTRL.rdy* field to 1 for 120 µs when the *RTC_SSEC* and *RTC_SSEC* registers are valid and readable by the software.

Alternately, the software can set the *RTC_CTRL.rd_en* field to 1 to allow asynchronous reads of both the *RTC_SEC* and *RTC_SSEC* registers.

Analog Devices, Inc. Page 279 of 420

^{††} See the *RTC_CTRL*.busy field description for limitations on specific bits.



Three methods are available to ensure valid results when reading RTC SEC and RTC SSEC:

- 1. The software clears the RTC_CTRL.rdy field to 0.
 - a. The software polls the RTC_CTRL.rdy field until it reads 1 before reading the registers.
 - b. The software must read the RTC_SEC and RTC_SSEC registers within 120µs to ensure valid register data.
- 2. The software sets the RTC_CTRL.rdy_ie field to 1 to generate an RTC interrupt when the hardware sets the RTC_CTRL.rdy field to 1.
 - a. The software must service the RTC interrupt and read the RTC_SEC register and the RTC_SSEC register while the RTC_CTRL.rdy field is 1 to ensure valid data. This avoids the overhead associated with polling the RTC_CTRL.rdy field.
- 3. The software sets the RTC_CTRL.rd_en field to 1 enabling asynchronous reads of both the RTC_SEC register and the RTC_SSEC register.
 - The software must read consecutive identical values of each of the RTC_SEC register and the RTC_SSEC register to ensure valid data.

18.3.2 RTC Write Access Control

The read-only status field *RTC_CTRL.busy* is set to 1 by the hardware following a software instruction that writes to specific registers. The bit remains 1 while the software updates are being synchronized into the RTC. The software should not write to any registers until the hardware indicates the synchronization is complete by clearing *RTC_CTRL.busy* to 0.

18.4 RTC Alarm Functions

The RTC provides time-of-day and sub-second interval alarm functions. The time-of-day alarm is implemented by matching the count values in the counter register with the value stored in the alarm register. The sub-second interval alarm provides an auto-reload timer driven by the trimmed RTC clock source.

18.4.1 Time-of-Day Alarm

Program the RTC time-of-day alarm register (*RTC_TODA*) to configure the time-of-day alarm. The alarm triggers when the value stored in *RTC_TODA.tod_alarm* matches the lower 20 bits of the *RTC_SEC* seconds count register. This allows programming the time-of-day-alarm to any future value between 1 second and 12 days relative to the current time with a resolution of 1 second. Disable the time-of-day alarm before changing the *RTC_TODA.tod_alarm* field.

When the alarm occurs, a single event sets the time-of-day alarm interrupt flag (RTC_CTRL.tod_alarm) to 1.

Setting the RTC_CTRL.tod_alarm bit to 1 in the software results in an interrupt request to the processor if the alarm time-of-day interrupt enable (RTC_CTRL.tod_alarm_ie) bit is set to 1, and the RTC's system interrupt enable is set.

18.4.2 Sub-Second Alarm

The RTC_SSECA and RTC_CTRL.ssec_alarm_ie field control the sub-second alarm. Writing RTC_SSECA sets the starting value for the sub-second alarm counter. Writing the sub-second alarm enable (RTC_CTRL.ssec_alarm_ie) bit to 1 enables the sub-second alarm. Once enabled, an internal alarm counter begins incrementing from the RTC_SSECA value. When the counter rolls over from 0xFFFF FFFF to 0x0000 0000, the hardware sets the RTC_CTRL.ssec_alarm bit, triggering the alarm. At the same time, the hardware also reloads the counter with the value previously written to RTC_SSECA.ssec_alarm.

Disable the sub-second interval alarm, RTC_CTRL.ssec_alarm_ie, before changing the interval alarm value, RTC_SSECA.

The delay (uncertainty) associated with enabling the sub-second alarm is up to one period of the sub-second clock. This uncertainty is propagated to the first interval alarm. Thereafter, if the interval alarm remains enabled, the alarm triggers after each sub-second interval as defined without the first alarm uncertainty because the sub-second alarm is an auto-reload timer. Enabling the sub-second alarm with the sub-second alarm register set to 0 (RTC_SSECA = 0) results in the maximum sub-second alarm interval.

Analog Devices, Inc. Page 280 of 420



18.4.3 RTC Interrupt and Wakeup Configuration


The following is a list of conditions that, when enabled, generate an RTC interrupt.

- 1. Time-of-day alarm
- 2. Sub-second alarm
- 3. RTC_CTRL.rdy field asserted high, signaling read access permitted

The RTC can be configured so the time-of-day and sub-second alarms are a wake-up source for exiting the following low-power modes:

- 1. SLEEP
- 2. DEEPSLEEP
- 3. UPM
- 4. BACKUP

Figure 18-2: RTC Interrupt/Wakeup Diagram Wake-Up Function



Use the following procedure to enable the RTC as a wake-up source:

- 1. Configure the RTC interrupt enable bits, so one or more interrupt conditions generate an RTC interrupt.
- 2. Create an RTC interrupt handler function and register the address of the RTC_IRQn using the NVIC.
- 3. Set the GCR_PM.rtc_we field to 1 to enable the system to wake up from the RTC.
- 4. Enter the desired low-power mode. See *Operating Modes* for details.

18.4.4 Square Wave Output

The RTC can output a 50% duty cycle square wave signal derived from the 32kHz oscillator on a selected device pin. See *Table 18-3* for the device pins, frequency options, and control fields specific to this device. Frequencies noted as

Analog Devices, Inc. Page 281 of 420



compensated are used during the RTC frequency calibration procedure because they incorporate the frequency adjustments provided by the digital trim function.

Table 18-3: MAX78000 RTC Square Wave Output Configuration

Function	Option	Control Field
Output Pin	P3.1: SQWOUT	MCR_OUTEN.sqwout_en = 1
	1Hz (Compensated)	RTC_CTRL.sqw_sel = 0
Fraguency Calaction	512Hz (Compensated)	RTC_CTRL.sqw_sel = 1
Frequency Selection	4kHz	RTC_CTRL.sqw_sel = 2
	32kHz	RTC_OSCCTRL.32k_out = 1
	1Hz (Compensated)	RTC_CTRL.sqw_en = 1
		RTC_OSCCTRL.32k_out = 0
	512Hz (Compensated)	RTC_CTRL.sqw_en = 1
Enable Frequency Output		RTC_OSCCTRL.32k_out = 0
Output	4kHz	RTC_CTRL.sqw_en = 1
		RTC_OSCCTRL.32k_out = 0
	32kHz	RTC_OSCCTRL.32k_out = 1

Use the following software procedure to generate and output the square wave:

- 1. Select the desired frequency to output:
 - a. Set the field RTC_CTRL.sqw_sel to 0 for a 1Hz compensated output frequency.
 - b. Set the field RTC_CTRL.sqw_sel to 1 for a 512Hz compensated output frequency.
 - c. Set the field RTC_CTRL.sqw_sel to 2 for a 4kHz output frequency.
 - d. Set the field RTC_OSCCTRL.32k_out to 1 for the 32kHz frequency output.
- 2. Enable the system level output pin by setting the output pin as shown in *Table 18-3*.
- 3. If the selected frequency is 1Hz, 512Hz, or 4kHz, set the *RTC_CTRL.sqw_en* field to 1 to output the selected output frequency.


18.5 RTC Calibration

A digital trim facility provides the ability to compensate for RTC inaccuracies of up to \pm 127ppm when compared against an external reference clock. The trimming function utilizes an independent dedicated timer that increments the sub-second register based on a user-supplied, twos-complement value in the RTC_TRIM register, as shown in Figure 18-3.

Analog Devices, Inc. Page 282 of 420



Figure 18-3: Internal Implementation of 4kHz Digital Trim



Analog Devices, Inc. Page 283 of 420



Complete the following steps to perform an RTC calibration:

- 1. The software must configure and enable one of the compensated calibration frequencies, as described in section *Square Wave Output*.
- Measure the frequency on the square wave output pin and compute the deviation from an accurate reference clock.
- 3. Clear the RTC CTRL.rdy field to 0.
- 4. Wait for the RTC_CTRL.rdy to be set to 1 by the hardware:
 - a. Set the RTC_CTRL.rdy_ie to 1 to generate an interrupt when the RTC_CTRL.rdy field is set to 1, or
 - b. Poll the RTC CTRL.rdy field until it reads 1.
- 5. Poll the RTC CTRL.busy field until it reads 0 to allow any active operations to complete.
- 6. Set the RTC_CTRL.wr_en field to 1 to allow access to the RTC_TRIM.trim field.
- 7. Write a trim value to the RTC_TRIM.trim field to correct for the measured inaccuracy.
- 8. Poll the RTC_CTRL.busy field until it reads 0
- 9. Clear the RTC_CTRL.wr_en field to 0.
- 10. Repeat the process as needed until the desired accuracy is achieved.

18.6 Registers

See *Table 3-3* for the base address of this peripheral/module. See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific reset.

Table 18-4: RTC Register Summary

Offset	Register	Description
[0x0000]	RTC_SEC	RTC Seconds Counter Register
[0x0004]	RTC_SSEC	RTC Sub-Second Counter Register
[0x0008]	RTC_TODA	RTC Time-of-Day Alarm Register
[0x000C]	RTC_SSECA	RTC Sub-Second Alarm Register
[0x0010]	RTC_CTRL	RTC Control Register
[0x0014]	RTC_TRIM	RTC 32KHz Oscillator Digital Trim Register
[0x0018]	RTC_OSCCTRL	RTC 32KHz Oscillator Control Register

18.6.1 Register Details

Table 18-5: RTC Seconds Counter Register

RTC Seconds Counter				RTC_SEC	[0x0000]
Bits	Field	Access	Reset	Description	
31:0	sec	R/W	0	Seconds Counter This register is a binary count of seconds.	

Analog Devices, Inc. Page 284 of 420



Table 18-6: RTC Sub-Second Counter Register (12-bit)

RTC Sub-Seconds Counter				RTC_SSEC	[0x0004]		
Bits	Field	Access	Reset	Description			
31:12	-	RO	0	Reserved	Reserved		
11:0	ssec	R/W	0	Sub-Seconds Counter (12-bit)			
				RTC_SEC increments when this field rolls from 0x0FFF to 0x0000			

Table 18-7: RTC Time-of-Day Alarm Register

RTC Time-of-Day Alarm				RTC_TODA	[0x0008]
Bits	Field	Access	Reset	Description	
31:20	-	RO	0	Reserved	
19:0	tod_alarm	R/W	0	Time-of-Day Alarm This field sets the time-of-day alarm from 1 second up to 12-days. When this field matches RTC_SEC[19:0], an RTC system interrupt is generated.	

Table 18-8: RTC Sub-Second Alarm Register

RTC Sub-Second Alarm				RTC_SSECA [0x000C]		
Bits	Field	Access	Rese	eset Description		
31:0	ssec_alarm	R/W	0	Sub-second Alarm (4KHz)	Sub-second Alarm (4KHz)	
				S .	Sets the starting and reload value of the internal sub-second alarm counter. The internal counter increments and generates an alarm when the internal counter rolls from 0xFFFF FFFF to 0x0000 0000.	

Table 18-9: RTC Control Register

RTC Con	trol Register			RTC_CTRL	[0x0010]
Bits	Field	Access	Reset	Description	
31:16	-	RO	0	Reserved	
15	wr_en	R/W	0*	Write Enable This field controls access to the RTC_TRIM register and the RTC enable (RTC_CTRL.en) fields. 1: Writes to the RTC_TRIM register and the RTC_CTRL.en field are allowed. 0: Writes to the RTC_TRIM register and the RTC_CTRL.en field are ignored. *Wote: Recet on System Recet. Soft Recet. and GCR_RSTO. the ascertion.	
14	rd_en	R/W	0	*Note: Reset on System Reset, Soft Reset, and GCR_RSTO.rtc assertion. Asynchronous Counter Read Enable Set this field to 1 to allow direct read access of the RTC_SEC and RTC_SSEC registers without waiting for RTC_CTRL.rdy. Multiple consecutive reads of RTC_SEC and RTC_SSEC must be executed until two consecutive reads are identical to ensure data accuracy. 0: RTC_SEC and RTC_SSEC registers are synchronized and should only be accessed while RTC_CTRL.rdy= 1. 1: RTC_SEC and RTC_SSEC registers are asynchronous and require software	
13:11	-	RO	0	interaction to ensure data accuracy. Reserved	

Analog Devices, Inc. Page 285 of 420



RTC Con	trol Register			RTC_CTRL	[0x0010]	
Bits	Field	Access	Reset	Description		
10:9	sqw_sel	R/W	0*	Frequency Output Select This field selects the RTC-derived frequency See Table 18-3 for configuration details.	to output on the square wave output pin.	
				0: 1Hz (Compensated) 1: 512Hz (Compensated) 2: 4kHz		
				*Note: Reset on POR only.		
8	sqw_en	R/W	0*	Square Wave Output Enable	T // 40.05	
				This field enables the square wave output. So	ee <i>Table 18-3</i> for configuration details.	
				0: Disabled. 1: Enabled.		
				*Note: Reset on POR only.		
7	ssec_alarm	R/W	0*	Sub-second Alarm Interrupt Flag		
				This interrupt flag is set when a sub-second a wake-up source for the device.	alarm condition occurs. This flag is a	
				0: No sub-second alarm pending. 1: Sub-second interrupt pending.		
				*Note: Reset on POR only.		
6	tod_alarm	R/W	0*	Time-of-Day Alarm Interrupt Flag		
				This interrupt flag is set by the hardware wh	en a time-of-day alarm occurs.	
				0: No time-of-day alarm interrupt pending		
				1: Time-of-day interrupt pending.		
<u> </u>		5/11/	0*	*Note: Reset on POR only.		
5	rdy_ie	R/W	0*	RTC Ready Interrupt Enable 0: Disabled.		
				1: Enabled.		
				*Note: Reset on System Reset, Soft Reset, an	d GCR_RST0.rtc assertion.	
4	rdy	R/W0	0*	RTC Ready		
				This bit is set to 1 for 120µs by the hardware and RTC_SSEC registers has occurred. The so RTC_SSEC while this hardware bit is set to 1. time. An RTC interrupt is generated if RTC_C	ftware should read <i>RTC_SEC</i> and The software can clear this bit at any	
				0: Software reads of RTC_SEC and RTC_SSE 1: Software reads of RTC_SEC and RTC_SSE		
				*Note: Reset on System Reset, Soft Reset, an		

Analog Devices, Inc. Page 286 of 420



RTC Control Register				RTC_CTRL	[0x0010]
Bits Field Access		Reset			
3	busy	RO	0*	RTC Busy Flag This field is set to 1 by the hardware while a	register update is in progress when the
				software writes to the following registers:	
				RTC_SECRTC_SSEC	
				• RTC_TRIM	
				The following fields cannot be written v	vhen this field is set to 1:
				RTC_CTRL.en	
				RTC_CTRL.tod_alarm_ie	
				RTC_CTRL.ssec_alarm_ie RTC_CTRL_rdv_ie	
				RTC_CTRL.rdy_ie RTC_CTRL tod_clarm	
				RTC_CTRL.tod_alarm RTC_CTRL.ssec_alarm	
				RTC_CTRL.ssec_alarmRTC_CTRL.sqw_en	
				• RTC CTRL.rd en	
				This field is automatically cleared by the har software should poll this field until it reads (or RTC_TRIM register, prior to making any or 0: RTC not busy 1: RTC busy	O after changing the RTC_SEC, RTC_SSEC,
		D ///	0*	*Note: Reset on POR only.	
2	ssec_alarm_ie	R/W	0*	Sub-Second Alarm Interrupt Enable Check the RTC_CTRL.busy flag after writing to synchronization is complete.	to this field to determine when the RTC
				0: Disable. 1: Enable.	
				*Note: Reset on POR only.	
1	tod_alarm_ie	R/W	0*	Time-of-Day Alarm Interrupt Enable Check the RTC_CTRL.busy flag after writing to synchronization is complete.	to this field to determine when the RTC
				0: Disable. 1: Enable. *Note: Reset on POR only.	
0	en	R/W	0*	Real-Time Clock Enable	
				This field enables the RTC. The RTC write en and the RTC busy (RTC_CTRL.busy) field must writing to this bit, check the RTC_CTRL.busy synchronization is complete. 0: Disabled.	st read 0 before writing to this field. After
				1: Enabled.	
				*Note: Reset on POR only.	

Analog Devices, Inc. Page 287 of 420



Table 18-10: RTC 32KHz Oscillator Digital Trim Register

RTC 32KHz Oscillator Digital Trim					RTC_TRIM	[0x0014]
Bits	Field	Access	Re	set	Description	
31:8	vrtc_tmr	R/W	0)*	VRTC Time Counter	
					The hardware increments this field every 32 seconds while the RTC is enabled.	
					*Note: Reset on POR only.	
7:0	trim	R/W	C)*	RTC Trim	
					This field specifies the 2s complement value of decrement of the field adds or subtracts 1ppr maximum correction of \pm 127ppm.	
					*Note: Reset on POR only.	

Table 18-11: RTC 32KHz Oscillator Control Register

RTC Oscillator Control				RTC_OSCCTRL	[0x0018]	
Bits	Field	Access	Reset	Description		
31:6	-	R/W	0	Reserved		
5	sqw_32k	R/W	0	RTC Square Wave Output 0: Disabled. 1: Enables the 32kHz oscillator output or the external clock source is output on square wave output pin. See <i>Table 18-3</i> for configuration details. *Note: Reset on POR only.		
4	bypass	R/W	0	RTC Crystal Bypass This field disables the RTC oscillator and allows an external clock source to drive the 32KIN pin. 0: Disable the bypass. RTC time base uses the external 32kHz crystal. 1: Enable the bypass. RTC time base is external square wave driven on 32KIN. *Note: Reset on POR only.		
3:0	-	DNM	0b1001	Reserved Do Not Modify		

Analog Devices, Inc. Page 288 of 420



19. Timers (TMR/LPTMR)

Multiple 32-bit and dual 16-bit, reloadable timers are provided.

The features include:

- Operation as a single 32-bit counter or single/dual 16-bit counter(s).
- Programmable clock prescaler with values from 1 to 4096
- Non-overlapping pulse width modulated (PWM) output generation with configurable off-time.
- Capture, compare, and capture/compare capability.
- Timer input and output signals available and mapped as alternate functions.
 - Refer to the device data sheet for alternate function details and availability
- Configurable input pin for event triggering, clock gating, or capture signal
- Timer output pin for event output and PWM signal generation.
- Multiple clock source options.

Instances denoted as LPTMR, shown in *Table 19-1*, are configurable to operate in any of the low-power modes and wake the device from the low-power modes to *ACTIVE*.

Each timer supports multiple operating modes:

- One-shot: The timer counts up to terminal value then halts.
- Continuous: The timer counts up to the terminal value then repeats.
- Counter: The timer counts input edges received on the timer input pin.
- PWM
- Capture: The timer captures a snapshot of the current timer count when the timer's input edge transitions.
- Compare: The timer pin toggles when the timer's count exceeds the terminal count.
- Gated: The timer increments only when the timer's input pin is asserted.
- Capture/Compare: The timer counts when the timer input pin is asserted; the timer captures the timer's count when the input pin is deasserted.

Analog Devices, Inc. Page 289 of 420



19.1 Instances

Instances of the peripheral are listed in *Table 19-1*. Both the TMR and LPTMR are functionally similar, so for convenience, all timers are referenced as TMR. The LPTMR instances can function while the device is in certain low-power modes.

Refer to the device data sheet for frequency limitations for external clock sources, if available. Refer to the device data sheet for I/O signal configurations and alternate functions for each timer instance.

Table 19-1: MAX78000 TMR/LPTMR Instances

Instance	Register Access Name	Cascade 32-Bit Mode	16-Bit Mode	Operating Modes	CLK0	CLK1	CLK2	CLK3
TMR0	TMR0							
TMR1	TMR1	Vos	Dual	ACTIVE	DCLK	ISO	IBRO	EDTCO.
TMR2	TMR2	Yes	Dual	SLEEP LPM	PCLK	150	IBKU	ERTCO
TMR3	TMR3							
LPTMR0	TMR4	No	Single	ACTIVE SLEEP LPM	IBRO	ERTCO	INRO	LPTMRO_CLK P2.6 (AF1)
				UPM	N/A	N/A	ERTCO	INRO
LPTMR1	TMR5	No	Single	ACTIVE SLEEP LPM	IBRO	<u>IBRO</u> 8	INRO	LPTMR1_CLK P2.7 (AF1)
				UPM	N/A	N/A	ERTCO	INRO

Table 19-2: MAX78000 TMR/LPTMR Instances Capture Events

Instance	Capture Event 0	Capture Event 1	Capture Event 2	Capture Event 3
TMR0	Timer Input Pin	TMR0A_IOA	TMR0B_IOA	Software Event
TMR1	Timer Input Pin	TMR1A_IOA	TMR1B_IOA	Software Event
TMR2	-	-	-	-
TMR3	-	-	-	-
LPTMR0	LPTMR0B_IOA	LPCMP0 Interrupt	LPCMP1 Interrupt	-
LPTMR1	LPTMR1B_IOA	LPCMP0 Interrupt	LPCMP1 Interrupt	-

19.2 Basic Timer Operation

The timer modes operate by incrementing the *TMRn_CNT* register, driven by either the timer clock, an external stimulus on the timer pin, or a combination of both. The *TMRn_CNT* register is always readable, even while the timer is enabled and counting.

Each timer mode has a user-configurable timer period, which terminates on the timer clock cycle following the end of the timer period condition. Each timer mode has a different response at the end of a timer period, which can include changing the state of the timer pin, capturing a timer value, reloading *TMRn_CNT* with a new starting value, or disabling the counter. The end of a timer period always sets the corresponding interrupt bit and can generate an interrupt if enabled.

In most modes, the timer peripheral automatically sets *TMRn_CNT* to 0x0000 0001 at the end of a timer period, but *TMRn_CNT* is set to 0x0000 0000 following a system reset. This means the first timer period following a system reset is one

Analog Devices, Inc. Page 290 of 420



timer clock longer than subsequent timer periods if *TMRn_CNT* is not initialized to 0x0000 0001 during the timer configuration step.

19.3 32-Bit Single / 32-Bit Cascade / Dual 16-Bit

Most instances contain two 16-bit timers, which may support combinations of single or cascaded 32-bit modes, and single or dual 16-bit modes, as shown in *Table 19-1*. In most cases, the two 16-bit timers have the same functionality.

The terminology TimerA and TimerB are used to differentiate the organization of the 32-bit registers shown in *Table 19-3*. Most of the other registers have the same fields duplicated in the upper and lower 16-bits and are differentiated with the _a and _b suffixes.

In the 32-bit modes, the fields and controls associated with TimerA control the 32-bit timer functionality. In single 16-bit timer mode, the TimerA fields control the single 16-bit timer, and the TimerB fields are ignored. In dual 16-bit timer modes, both TimerA and TimerB fields control the dual timers; TimerB fields control the upper 16-bit timer, and TimerA fields control the lower 16-bit timer. In dual-16 bit timer modes, TimerB can be used as a single 16-bit timer.

Table 19-3: TimerA/TimerB 32-Bit Field Allocations

Register	Cascade 32-Bit Mode	Dual 16-Bit Mode		Single 16-Bit Mode
Timer Counter	TimerA Count =	TimerA Compare =	TimerB Count =	TimerA Compare =
	TMRn_CNT[31:0]	TMRn_CNT[15:0]	TMRn_CNT[31:16]	TMRn_CNT[15:0]
Timer Compare	TimerA Compare =	TimerA Compare =	TimerB Compare =	TimerA Compare =
	TMRn_CMP[31:0]	TMRn_CMP[15:0]	TMRn_CMP[31:16]	TMRn_CMP[15:0]
Timer PWM	TimerA Count =	TimerA Count =	TimerB Count =	TimerA Count =
	TMRn_PWM.pwm[31:0]	TMRn_PWM.pwm[15:0]	TMRn_PWM.pwm[31:16]	TMRn_PWM.pwm[15:0]

19.4 Timer Clock Sources

Clocking of timer functions is driven by the timer clock frequency, f_{CNT_CLK} , a function of the selected clock source shown in *Table 19-1*. Most modes support multiple clock sources and prescaler values, which can be chosen independently for TimerA and TimerB when the peripheral is operating in dual 16-bit mode. The prescaler can be set from 1 to 4096 using the *TMRn CTRLO.pres* field.

Equation 19-1: Timer Peripheral Clock Equation

$$f_{CNT_CLK} = \frac{f_{CLK_SOURCE}}{prescaler}$$

The software configures and controls the timer by reading and writing to the timer registers. External events on timer pins are asynchronous events to the timer's clock frequency. The external events are latched on the next rising edge of the timer's clock. Since it is not possible to externally synchronize to the timer's internal clock, input events may require up to 50% of the timer's internal clock before the hardware recognizes the event.

Analog Devices, Inc. Page 291 of 420



The software must configure the timer's clock source by performing the following steps:

- 1. Disable the timer peripheral:
 - a. Clear TMRn CTRLO.en to 0 to disable the timer.
 - b. Read the TMRn_CTRL1.clken field until it returns 0, confirming the timer peripheral is disabled.
- 2. Set TMRn CTRL1.clksel to the new desired clock source.
 - a. Note: In cascade 32-bit mode the *TMRn_CTRL1.clksel_b* field must be set to the value selected for the *TMRn_CTRL1.clksel_a* field.
- 3. Configure the timer for the desired operating mode. See *Operating Modes* for details on mode configuration.
- 4. Enable the timer clock source:
 - a. Set the TMRn CTRLO.clken field to 1 to enable the timer's clock source.
 - b. Read the TMRn_CTRL1.clkrdy field until it returns 1, confirming the timer clock source is enabled.
- 5. Enable the timer:
 - a. Set TMRn_CTRLO.en to 1 to enable the timer.
 - b. Read the TMRn_CTRLO.clken field until it returns 1 to confirm the timer is enabled.

The timer peripheral should be disabled while changing any of the registers in the peripheral.

19.5 Timer Pin Functionality

Each timer instance may have an input signal, an output signal, or both depending on the operating mode. Not all instances of the peripheral are available in all packages. The number of input and output signals per peripheral instance may vary as well. Refer to the data sheet for I/O signal configurations and alternate functions for each timer instance.

The physical pin location of the timer input and output signals may vary between packages. However, the timer functionality is always expressed on the same GPIO pin in the same alternate function mode.


The timer pin functionality is mapped as an alternate function that is shared with a GPIO. When the timer pin alternate function is enabled, the timer pin has the same electrical characteristics as the GPIO mode settings for the pin. The pin characteristics must be configured before enabling the timer. When configured as an output, the corresponding bit in the GPIO_OUT register should be configured to match the inactive state of the timer pin for that mode. Consult the GPIO section for details on how to configure the electrical characteristics for the pin.

The TimerA output controls for modes 0, 1, 3, and 5 output signals are shown in *Figure 19-1*. The TimerA input controls for modes 2, 4, 6, 7, 8, and 14 input signals are shown in *Figure 19-2*.

Analog Devices, Inc. Page 292 of 420




Figure 19-1: MAX78000 TimerA Output Functionality, Modes 0/1/3/5



Analog Devices, Inc. Page 293 of 420



Figure 19-2: MAX78000 TimerA Input Functionality, Modes 2/4/6/7/8/14



19.6 Wake-Up Events

In low-power modes, the system clock may be turned off to conserve power. LPTMR instances can continue to run from the clock sources shown in *Table 19-1*. In this case, a wake-up event can be configured to wake up the clock control logic and re-enable the system clock.

Programming Sequence Example:

- 1. Disable the timer peripheral and set the timer clock source as described in *Timer Clock Sources*.
- 2. Configure the timer operating mode as described in the section *Operating Modes*.
- 3. Enable the timer by setting TMRn CTRLO.en to 1.
- 4. Poll TMRn_CTRL1.clkrdy until it reads 1.
- 5. Set the *TMRn_CTRL1.we* field to 1 to enable wake-up events for the timer.
- 6. If desired, enable the timer interrupt and provide a TMRn IRQn for the timer.
- 7. Enter a low-power mode as described in the *Operating Modes* section.
- 8. When the device wakes up from the low-power mode, check the *TMRn_WKFL* register to determine if the timer caused the wake-up event.

Table 19-4: MAX78000 Wake-Up Events

Condition	Peripheral Wake-Up Flag TMRn_INTFL	Peripheral Wake-Up Enable	Low-Power Peripheral Wake-Up Flag	Low-Power Peripheral Wake-Up Enable	Power Management Wake-Up Enable
Any event for LPTMR0	irq_a	N/A	PWRSEQ_LPPWST .lptmr0	PWRSEQ_ .lptmr0	N/A
Any event for LPTMR1	irq_a	N/A	PWRSEQ_LPPWST .lptmr1	PWRSEQ_ .lptmr1	N/A


Analog Devices, Inc. Page 294 of 420



19.7 Operating Modes

Multiple operating modes are supported. Some operating modes' availability depends on the device and package-specific implementation of the external input and output signals. Refer to the data sheet for I/O signal configurations and alternate functions for each Timer instance.

Figure 19-3: Timer I/O Signal Naming Conventions



In *Table 19-5*, *Table 19-6*, and *Table 19-7*, the timer's signal name is generically shown where *n* is the timer number (0, 1, 2, 3, etc.) and *y* is the port mapping alternate function. See *Figure 19-3* for details of the timer's naming convention for I/O signals.

Table 19-5: MAX78000 Operating Mode Signals for Timer 0 and Timer 1

Timer Mode	TMR0/TMR1 TMRn_CTRL1.outen = 0 TMRn_CTRL1.outben = 0	I/O Signal Name [†]	Pin Required
	TimerA Output Signal	TMR <i>ny</i> _IOA	Optional
One Shot Made (0)	TimerA Complementary Output Signal	TMR <i>ny_</i> IOAN	Optional
One-Shot Mode (0)	TimerB Output Signal	TMRny_IOB	Optional
	TimerB Complementary Output Signal	TMR <i>ny</i> _IOBN	Optional
	TimerA Output Signal	TMR <i>ny</i> _IOA	Optional
Continuous Mada (1)	TimerA Complementary Output Signal	TMRny_IOAN	Optional
Continuous Mode (1)	TimerB Output Signal	TMRny_IOB	Optional
	TimerB Complementary Output Signal	TMR <i>ny</i> _IOBN	Optional
Country Made (2)	TimerA Input Signal	TMR <i>ny</i> _IOA	Yes
Counter Mode (2)	TimerB Input Signal	TMRny_IOB	Yes
Figure 19-7: PWM Mode Diagram	TimerA Input Signal	TMR <i>ny</i> _IOA	Yes

Analog Devices, Inc. Page 295 of 420



Timer Mode	TMR0/TMR1 TMRn_CTRL1.outen = 0 TMRn_CTRL1.outben = 0	I/O Signal Name [†]	Pin Required
Capture Mode (4)	TimerB Input Signal	TMR <i>ny_</i> IOB	Yes
	TimerA Output Signal	TMR <i>ny</i> _IOA	Optional
Compare Mode (5)	TimerA Complementary Output Signal	TMR <i>ny</i> _IOAN	Optional
Compare Mode (3)	TimerB Output Signal	TMR <i>ny</i> _IOB	Optional
	TimerB Complementary Output Signal	TMR <i>ny</i> _IOBN	Optional
Gated Mode (6)	TimerA Input Signal	TMR <i>ny</i> _IOA	Yes
Gatea Mode (0)	TimerB Input Signal	TMR <i>ny</i> _IOB	Yes
Cantura/Compare Mode (7)	TimerA Input Signal	TMR <i>ny</i> _IOA	Yes
Capture/Compare Mode (7)	TimerB Input Signal	TMR <i>ny</i> _IOB	Yes
Dual Edge Capture Mode (9)	TimerA Input Signal	TMR <i>ny</i> _IOA	Yes
Dual Edge Capture Mode (8)	TimerB Input Signal	TMR <i>ny</i> _IOB	Yes
Reserved (9 - 13)	-	-	-
	TimerA Input Signal	TMR <i>ny</i> _IOA	Yes
Inactive Gated Mode (14)	TimerB Input Signal	TMR <i>ny</i> _IOB	Yes

Analog Devices, Inc. Page 296 of 420



Timer Mode	TMR0/TMR1 TMRn_CTRL1.outen = 0 TMRn_CTRL1.outben = 0	I/O Signal Name [†]	Pin Required
Reserved (15)	-	-	-

[†] See Figure 19-3 for details on the timer I/O signal naming convention and the device data sheet for the alternate functions.

Table 19-6: MAX78000 Operating Mode Signals for Timer 2 and Timer 3

Timer Mode	TMR2/TMR3 TMRn_CTRL1.outen_a = 0 TMRn_CTRL1.outben_a = 0	I/O Signal Name†	Required?
One Shot Made (O)	TimerA Output Signal	TMR <i>ny</i> _IOA	Optional
One-Shot Mode (0)	TimerB Output Signal	TMRny_IOB	Optional
Continuous Mode (1)	TimerA Output Signal	TMR <i>ny</i> _IOA	Optional
Continuous Mode (1)	TimerB Output Signal	TMR <i>ny</i> _IOB	Optional
Counter Mode (2)	TimerA Input Signal	TMR <i>ny</i> _IOA	Yes
Counter Mode (2)	TimerB Input Signal	TMR <i>ny</i> _IOB	Yes
Figure 19-7: PWM Mode Diagram	TimerA Input Signal	TMR <i>ny</i> _IOA	Yes
Capture Mode (4)	TimerB Input Signal	TMRny_IOB	Yes

Analog Devices, Inc. Page 297 of 420



Timer Mode	TMR2/TMR3 TMRn_CTRL1.outen_a = 0 TMRn_CTRL1.outben_a = 0	I/O Signal Name [†]	Required?
Compare Mode (E)	TimerA Output Signal	TMRny_IOA	Optional
Compare Mode (5)	TimerB Output Signal	TMR <i>ny</i> _IOB	Optional
Catad Made (C)	TimerA Input Signal	TMR <i>ny</i> _IOA	Yes
Gated Mode (6)	TimerB Input Signal	TMR <i>ny</i> _IOB	Yes
Countries (Countries and Manda (7)	TimerA Input Signal	TMR <i>ny</i> _IOA	Yes
Capture/Compare Mode (7)	TimerB Input Signal	TMR <i>ny</i> _IOB	Yes
Dural Educ Continue Manda (O)	TimerA Input Signal	TMR <i>ny</i> _IOA	Yes
Dual Edge Capture Mode (8)	TimerB Input Signal	TMR <i>ny</i> _IOB	Yes
Reserved (0 - 13)	-	-	-
	TimerA Input Signal	TMR <i>ny</i> _IOA	Yes
Inactive Gated Mode (14)	TimerB Input Signal	TMR <i>ny</i> _IOB	Yes
Reserved (15)	-	-	-

[†] See Figure 19-3 for details on the timer I/O signal naming convention and the device data sheet for the alternate functions.

Table 19-7: MAX78000 Operating Mode Signals for Low-Power Timer 0 and Low-Power Timer 1

Timer mode	TMR4/TMR5 TMRn_CTRL1.outen = 0 TMRn_CTRL1.outben = 0	I/O Signal Name †	Required?
One-Shot Mode (0)	TimerA Output Signal	LPTMR <i>ny</i> _IOB	Optional
Continuous Mode (1)	TimerA Output Signal	LPTMR <i>ny</i> _IOB	Optional
Counter Mode (2)	TimerA Input Signal	LPTMR <i>ny_</i> IOB	Yes

Analog Devices, Inc. Page 298 of 420



Timer mode	TMR4/TMR5 TMRn_CTRL1.outen = 0 TMRn_CTRL1.outben = 0	I/O Signal Name [†]	Required?
Figure 19-7: PWM Mode Diagram Capture Mode (4)	TimerA Input Signal	LPTMR <i>ny_</i> IOB	Yes
Compare Mode (5)	TimerA Output Signal	LPTMR <i>ny</i> _IOB	Optional
Gated Mode (6)	TimerA Input Signal	LPTMR <i>ny</i> _IOB	Yes
Capture/Compare Mode (7)	TimerA Input Signal	LPTMR <i>ny</i> _IOB	Yes
Dual Edge Capture Mode (8)	TimerA Input Signal	LPTMR <i>ny</i> _IOB	Yes
Reserved (9 - 13)	-	-	-
Inactive Gated Mode (14)	TimerA Input Signal	LPTMR <i>ny_</i> IOB	Yes
Reserved (15)	-	-	-

[†] See Figure 19-3 for details on the timer I/O signal naming convention and the device data sheet for the alternate functions.

19.7.1 One-Shot Mode (0)

In one-shot mode, the timer peripheral increments the timer's *TMRn_CNT* field until it reaches the timer's *TMRn_CMP* field, and the timer is then disabled. If the timer's output is enabled, the output signal is driven active for one timer clock cycle. One-shot mode provides exactly one timer period and is automatically disabled.

Analog Devices, Inc. Page 299 of 420




The timer period ends on the timer clock following $TMRn_CNT = TMRn_CMP$. The timer peripheral hardware automatically performs the following actions at the end of the timer period:


- The TMRn_CNT field is set to 0x0000 0001,
- the timer is disabled (TMRn CTRLO.en = 0),
- the timer output, if enabled, is driven to its active state for one timer clock period,
- the TMRn_INTFL.irq field is set to 1 to indicate a timer interrupt event occurred.

The timer period is calculated using Equation 19-2.

Equation 19-2: One-shot Mode Timer Period

$$One-shot \ mode \ timer \ period \ in \ seconds = \frac{TMRn_CMP - TMRn_CNT_{INITIAL_VALUE} + 1}{f_{CNT_CLK}(Hz)}$$





This examples uses the following configuration in addition to the settings shown above:

TMRn_CTRL1.cascade = 1 (32-bit Cascade Timer)

 $TMRn_CTRL0.mode_a = 0$ (On e-shot)

Analog Devices, Inc. Page 300 of 420

[†] TMRn_CNT.count defaults to 0x00000000 on a timer reset. TMRn_CNT.count reloads to 0x00000001 for all following timer periods.



Configure the timer for one-shot mode by performing the following steps:

- 1. Disable the timer peripheral and set the timer clock source as described in *Timer Clock Sources*.
- 2. Set the TMRn CTRLO.mode field to 0 to select one-shot mode.
- 3. Set the TMRn_CTRLO.pres field to set the prescaler for the required timer frequency.
- 4. If using the timer output function:
 - a. Set TMRn CTRLO.pol to match the desired inactive state.
 - b. Configure the GPIO electrical characteristics as desired.
 - c. Select the correct alternate function mode for the timer output pin.
- 5. Or, if using the inverted timer output function:
 - a. Set *TMRn_CTRLO.pol* to match the desired inactive state.
 - b. Configure the GPIO electrical characteristics as desired.
 - c. Select the correct alternate function mode for the inverted timer output pin.
- 6. If using the timer interrupt, enable the corresponding field in the *TMRn CTRL1* register.
- 7. Write the compare value to the *TMRn CMP* field.
- 8. If desired, write an initial value to the *TMRn_CNT* field.
 - a. This affects only the first period; subsequent timer periods always reset the TMRn_CNT field to 0x0000 0001.
- 9. Enable the timer peripheral as described in *Timer Clock Sources*.

19.7.2 Continuous Mode (1)

In continuous mode, the *TMRn_CNT* field increments until it matches the *TMRn_CMP* field; the *TMRn_CNT* field is then set to 0x0000 0001, and the count continues to increment. Optionally, application software can configure continuous mode to toggle the timer output pin at the end of each timer period. A continuous mode timer period ends when the timer count field reaches the timer compare field (*TMRn_CNT* = *TMRn_CMP*).

The timer peripheral hardware automatically performs the following actions on the timer clock cycle after the period ends:

- The TMRn_CNT field is set to 0x0000 0001,
- if the timer output signal is toggled,
- the corresponding TMRn_INTFL.irq field is set to 1 to indicate a timer interrupt event occurred.

The continuous mode timer period is calculated using Equation 19-3: Continuous Mode Timer Period.


Equation 19-3: Continuous Mode Timer Period

Continuous mode timer period (s) =
$$\frac{TMRn_CMP - TMRn_CNT_{INITIAL_VALUE} + 1}{f_{CNT_CLK}(Hz)}$$

Analog Devices, Inc. Page 301 of 420



Figure 19-5: Continuous Mode Diagram



This examples uses the following configuration in addition to the settings shown above:

TMRn_CTRL1.cascade = 1 (32-bit Cascade Timer)
TMRn_CTRL0.mo de_a = 1 (Continuous)

Analog Devices, Inc. Page 302 of 420

 $^{^{\}it t} {\sf TMRn_CNT}. {\it count} \ {\sf defaults} \ {\sf to} \ {\sf 0x000000000} \ {\sf on} \ {\sf a} \ {\sf timer} \ {\sf reset}. \ {\sf TMRn_CNT}. {\it count} \ {\sf reloads} \ {\sf to} \ {\sf 0x000000001} \ {\sf for} \ {\sf all} \ {\sf following} \ {\sf timer} \ {\sf periods}.$



Configure the timer for continuous mode by performing the following steps:

- 1. Disable the timer peripheral and set the timer clock as described in *Timer Clock Sources*.
- 2. Set the TMRn CTRLO.mode field to 1 to select continuous mode.
- 3. Set the TMRn_CTRLO.pres field to set the prescaler that determines the timer frequency.
- 4. If using the timer output function:
 - a. Set TMRn_CTRLO.pol to match the desired (inactive) state.
 - b. Configure the GPIO electrical characteristics as desired.
 - c. Select the correct alternate function mode for the timer output pin.
- 5. Or, if using the inverted timer output function:
 - a. Set *TMRn_CTRLO.pol* to match the desired (inactive) state.
 - b. Configure the GPIO electrical characteristics as desired.
 - c. Select the correct alternate function mode for the inverted timer output pin.
- 6. If using the timer interrupt, enable the corresponding field in the TMRn_CTRL1 register.
- 7. Write the compare value to the *TMRn CMP* field.
- 8. If desired, write an initial value to the *TMRn_CNT* field.
 - a. This affects only the first period; subsequent timer periods always reset the TMRn_CNT field to 0x0000 0001.
- 9. Enable the timer peripheral as described in *Timer Clock Sources*.

19.7.3 Counter Mode (2)

In counter mode, the timer peripheral increments the $TMRn_CNT$ each time a transition occurs on the timer input signal. The transition must be greater than $4 \times PCLK$ for a count to occur. When the $TMRn_CNT$ reaches the $TMRn_CMP$ field, the hardware automatically sets the interrupt bit to 1 ($TMRn_INTFL.irq$), sets the $TMRn_CNT$ field to 0x0000 0001, and continues incrementing. The timer can be configured to increment on either the timer's input signal's rising edge or falling edge, but not both. Use the $TMRn_CTRL0.pol$ field to select which edge is used for the timer's input signal count.

The timer prescaler setting has no effect in this mode. The timer's input signal (f_{CTR_CLK}) frequency must not exceed 25 percent of the PCLK frequency, as shown in *Equation 19-4*.

Note: If the input signal's frequency is equal to f_{PCLK} , it is possible that the timer hardware can miss the transition due to PCLK being an asynchronous internal clock. A minimum of 4 PCLK cycles is required for a count to occur. The timer input signal should be greater than 4 PCLK cycles to guarantee a count occurs.

Equation 19-4: Counter Mode Maximum Clock Frequency

$$f_{CTR_CLK} \le \frac{f_{PCLK} (Hz)}{4}$$

The timer period ends on the rising edge of PCLK following TMRn_CNT = TMRn_CMP.

The timer peripheral's hardware automatically performs the following actions at the end of the timer period:

- The TMRn_CNT field is set to 0x0000 0001,
- the timer output signal is toggled if the timer output pin is enabled,
- the TMRn_INTFL.irq field to 1 indicating a timer interrupt event occurred,
- the timer remains enabled and continues incrementing.

Note: The software must clear the interrupt flag by writing 1 to the TMRn_INTFL.irq field. If the timer period ends and the interrupt flag is already set to 1, a second interrupt does not occur.

In counter mode, the number of timer input transitions that occurred during a period is equal to the *TMRn_CMP* field's setting. Use *Equation 19-5* to determine the number of transitions that occurred before the end of the timer's period.

Analog Devices, Inc. Page 303 of 420




Note: Equation 19-5 is only valid during an active timer count before the end of the timer's period.

Equation 19-5: Counter Mode Timer Input Transitions

 $Counter\ mode\ timer\ input\ transitions = TMR_CNT_{CURRENT_VALUE}$

Figure 19-6: Counter Mode Diagram



This examples uses the following configuration in addition to the settings shown above:

TMRn_CTRL1.cascade = 1 (32-bit Cascade Timer)

TMRn_CTRL0.mode_a = 2 (Counter)

Analog Devices, Inc. Page 304 of 420

[†]TMRn_CNT.count defaults to 0x00000000 on a timer reset. TMRn_CNT.count reloads to 0x00000001 for all following timer periods.



Configure the timer for counter mode by performing the following:

- 1. Disable the timer peripheral as described in *Timer Clock Sources*.
- 2. If desired, change the timer clock source as described in *Timer Clock Sources*.
- 3. Set *TMRn_CTRLO.mode* 0x2 to select Counter mode.
- 4. Configure the timer input function:
 - a. Set TMRn_CTRLO.pol to match the desired (inactive) state.
 - b. Configure the GPIO electrical characteristics as desired.
 - c. Set TMRn_CTRL1.outen_a and TMRn_CTRL1.outben to the values shown in the Operating Modes section.
 - d. Select the correct alternate function mode for the timer input pin.
- 5. Write the compare value to *TMRn_CMP*.
- If desired, write an initial value to TMRn_CNT. This affects only the first period; subsequent timer periods always reset TMRn_CNT = 0x0000 0001.
- 7. Enable the timer peripheral as described in *Timer Clock Sources*.

19.7.4 PWM Mode (3)

In PWM mode, the timer sends a PWM output using the timer's output signal. The timer first counts up to the match value stored in the *TMRn_PWM.pwm* register. At the end of the cycle, where the *TMRn_CNT* value matches the *TMRn_PWM.pwm*, the timer output signal toggles state. The timer continues counting until it reaches the *TMRn_CMP* value.

The timer period ends on the rising edge of f_{CNT_CLK} following $TMRn_CNT = TMRn_CMP$.

The timer peripheral automatically performs the following actions at the end of the timer period:

- The TMRn CNT is reset to 0x0000 0001, and the timer resumes counting.
- The timer output signal is toggled.
- The corresponding TMRn INTFL.irq field is set to 1 to indicate a timer interrupt event occurred.

When *TMRn_CTRL0.pol* = 0, the timer output signal starts low and then transitions to high when the *TMRn_CNT* value matches the *TMRn_PWM* value. The timer output signal remains high until the *TMRn_CNT* value reaches the *TMRn_CMP*, resulting in the timer output signal transitioning low and the *TMRn_CNT* value resetting to 0x0000 0001.

When *TMRn_CTRL0.pol* = 1, the timer output signal starts high and transitions low when the *TMRn_CNT* value matches the *TMRn_PWM* value. The timer output signal remains low until the *TMRn_CNT* value reaches *TMRn_CMP*, resulting in the timer output signal transitioning high and the *TMRn_CNT* value resetting to 0x0000 0001.

Analog Devices, Inc. Page 305 of 420



Complete the following steps to configure a timer for PWM mode and initiate the PWM operation:

- 1. Disable the timer peripheral as described in *Timer Clock Sources*.
- 2. If desired, change the timer clock source as described in *Timer Clock Sources*.
- 3. Set the TMRn_CTRLO.mode field to 3 to select PWM mode.
- 4. Set the TMRn CTRLO.pres field to set the prescaler that determines the timer frequency.
- 5. Configure the pin as a timer input and configure the electrical characteristics as needed.
- 6. Set TMRn_CTRLO.pol to match the desired initial (inactive) state.
- 7. Set TMRn_CTRL0.pol to select the initial logic level (high or low) and PWM transition state for the timer's output.
- 8. Set TMRn CNT initial value if desired.
 - a. The initial *TMRn_CNT* value only affects the initial period in PWM mode, with subsequent periods always setting *TMRn_CNT* to 0x0000 0001.
- 9. Set the TMRn PWM value to the transition period count.
- 10. Set the *TMRn_CMP* value for the PWM second transition period. Note: *TMRn_CMP* must be greater than the *TMRn_PWM* value.
- 11. If using the timer interrupt, set the interrupt priority and enable the interrupt.
- 12. Enable the timer peripheral as described in *Timer Clock Sources*.

Equation 19-6 shows the formula for calculating the timer PWM period.

Equation 19-6: Timer PWM Period

$$PWM \ period \ (s) = \frac{TMRn_CNT}{f_{CNT_CLK} \ (Hz)}$$

If an initial starting value other than 0x0000 0001 is loaded into the *TMRn_CNT* register, use the one-shot mode equation, *Equation 19-2*, to determine the initial PWM period.

If TMRn CTRLO.pol is 0, the ratio of the PWM output high time to the total period is calculated using Equation 19-7.

Equation 19-7: Timer PWM Output High Time Ratio with Polarity 0

PWM output high time ratio (%) =
$$\frac{(TMR_CMP - TMR_PWM)}{TMR_CMP} \times 100$$

If TMRn_CTRLO.pol is set to 1, the ratio of the PWM output high time to the total period is calculated using Equation 19-8.


Equation 19-8: Timer PWM Output High Time Ratio with Polarity 1

PWM output high time ratio (%) =
$$\frac{TMR_PWM}{TMR\ CMP} \times 100$$

Analog Devices, Inc. Page 306 of 420



Figure 19-7: PWM Mode Diagram



This examples uses the following configuration in addition to the settings shown above:

TMRn_CTRL1.cascade = 1 (32-bit Cascade Timer)

TMRn_CTRL0.mode_a = 3 (PWM)

19.7.5 Capture Mode (4)

Capture mode is used to measure the time between software-determined events. The timer starts incrementing the timer's count field until a transition occurs on the timer's input pin or a rollover event occurs. A capture event is triggered by the hardware when the timer's input pin transitions state. *Equation 19-9* shows the formula for calculating the capture event's elapsed time.

If a capture event does not occur before the timer's count value reaching the timer's compare value (TMRn_CNT = TMRn_CMP), a rollover event occurs. The capture event and the rollover event set the timer's interrupt flag (TMRn_INTFL.irq = 1) resulting in an interrupt if the timer's interrupt is enabled.

A capture event can occur before or after a rollover event. The software must track the number of rollover events that occur before a capture event to determine the elapsed time of the capture event. When a capture event occurs, the software should reset the count of rollover events.

Note: A capture event does not stop the timer's counter from incrementing and does not reset the timer's count value; a rollover event still occurs when the timer's count value reaches the timer's compare value.

Analog Devices, Inc. Page 307 of 420

[†] TMRn_CNT defaults to 0x00000000 on a timer reset. TMRn_CNT reloads to 0x00000001 for all following timer periods.



19.7.5.1 Capture Event

When a capture event occurs, the timer hardware, on the next timer clock cycle, automatically performs the following actions:

- The TMRn CNT value is copied to the TMRn PWM register,
- the TMRn_INTFL.irq field is set to 1,
- the timer remains enabled, and continues counting.

The software must check the value of the TMRn PWM.pwm field to determine the trigger of the timer interrupt.

Equation 19-9: Capture Mode Elapsed Time Calculation in Seconds

```
Capture elapsed time (s)
= \frac{\left(TMR\_PWM - TMR\_CNT_{INITIAL\_VALUE}\right) + \left((Number\ of\ rollover\ events) \times \left(TMR\_CMP - TMR\_CNT_{INITIAL\_VALUE}\right)\right)}{f_{CNT\_CLK}}
```

Note: The capture elapsed time calculation is only valid after the capture event occurs, and the timer stores the captured count in the TMRn_PWM register.

19.7.5.2 Rollover Event


A rollover event occurs when the timer's count value reaches the timer's compare value (*TMRn_CNT* = *TMRn_CMP*). A rollover event indicates that a capture event did not occur within the set timer period. When a rollover event occurs, the timer hardware automatically performs the following actions during the next timer clock period:

- The TMRn_CNT field is set to 0x0000 0001,
- the TMRn_INTFL.irq field is set to 1,
- and the timer remains enabled and continues counting.

Analog Devices, Inc. Page 308 of 420



Figure 19-8: Capture Mode Diagram



 † TMRn_CNT defaults to 0x00000000 on a timer reset. TMRn_CNT reloads to 0x00000001 for all following timer periods.

Analog Devices, Inc. Page 309 of 420



Configure the timer for capture mode by doing the following:

- 1. Disable the timer peripheral as described in *Timer Clock Sources*.
- 2. If desired, change the timer clock source as described in *Timer Clock Sources*.
- 3. Set *TMRn_CTRLO.mode* to 4 to select capture mode.
- 4. Configure the timer input function:
 - a. Set TMRn_CTRLO.pol to match the desired inactive state.
 - b. Configure the GPIO electrical characteristics as desired.
 - c. Select the correct alternate function mode for the timer input pin.
- 5. Write the initial value to TMRn CNT, if desired.
 - a. This affects only the first period; subsequent timer periods always reset TMRn_CNT = 0x0000 0001.
- 6 Write the compare value to the *TMRn_CMP* field.
- 7. Select the capture event by setting TMRn_CTRL1.capeventsel.
- 8. Enable the timer peripheral as described in *Timer Clock Sources*.

The timer period is calculated using the following equation:

Equation 19-10: Capture Mode Elapsed Time Calculation in Seconds

$$Capture \ elapsed \ time \ in \ seconds = \frac{TMR_PWM - TMR_CNT_{INITIAL_VALUE}}{f_{CNT\ CLK}}$$

Note: The capture elapsed time calculation is only valid after the capture event occurs, and the timer stores the captured count in the TMRn PWM register.

19.7.6 Compare Mode (5)

In compare mode, the timer peripheral increments continually from 0x0000 0000 (after the first timer period) to the maximum value of the 32- or 16-bit mode, then rolls over to 0x0000 0000 and continues incrementing. The end of timer period event occurs when the timer value matches the compare value, but the timer continues to increment until the count reaches 0xFFFF FFFF. The timer counter then rolls over and continues counting from 0x0000 0000.

The timer period ends on the timer clock following TMRn CNT = TMRn CMP.

The timer peripheral automatically performs the following actions when a timer period event:

- Unlike other modes, TMRn CNT is reset to 0x0000 00000, not 0x0000 0001 at the end of the timer period.
- The corresponding TMRn_INTFL.irq field is set to 1 to indicate a timer interrupt event occurred.
- The hardware toggles the state of the timer output signal. The timer output pin changes state if the timer output is enabled.
- The timer remains enabled and continues incrementing.

The compare Mode timer period is calculated using Equation 19-12: Capture Mode Elapsed Time.


Equation 19-11: Compare Mode Timer Period

$$Compare\ mode\ timer\ period\ in\ second = \frac{(TMR_CMP - TMR_CNT_{INITIAL_VALUE} + 1)}{f_{CNT\ CLK}(Hz)}$$

Analog Devices, Inc. Page 310 of 420



Figure 19-9: Compare Mode Diagram



This example suses the following configuration in addition to the settings shown above: TMRn_CTRL1.cascade = 1 (32-bit Cascade Timer)

 $TMRn_CTRL0.mode_a = 5 (Compare)$

Analog Devices, Inc. Page 311 of 420

 $^{^{\}dagger}$ TMRn_CNT defaults to 0x00000000 on a timer reset. TMRn_CNT reloads to 0x00000001 for all following timer periods.



Configure the timer for compare mode by doing the following:

- 1. Disable the timer peripheral as described in *Timer Clock Sources*.
- 2. If desired, change the timer clock source as described in *Timer Clock Sources*.
- 3. Set *TMRn_CTRL0.mode* to 5 to select Compare mode.
- 4. Set *TMRn_CTRLO.pres* to set the prescaler that determines the timer frequency.
- 5. If using the timer output function:
 - a. Set TMRn_CTRLO.pol to match the desired (inactive) state.
 - b. Configure the GPIO electrical characteristics as desired.
 - c. Select the correct alternate function mode for the timer output pin.
- 6. If using the inverted timer output function:
 - a. Set TMRn_CTRLO.pol to match the desired (inactive) state.
 - b. Configure the GPIO electrical characteristics as desired.
 - c. Select the correct alternate function mode for the inverted timer output pin.
- 7. If using the timer interrupt, enable the corresponding field in the *TMRn CTRL1* register.
- 8. Write the compare value to TMRn_CMP.
- 9. If desired, write an initial value to TMRn_CNT.
 - a. This affects only the first period; subsequent timer periods always reset TMRn_CNT = 0x0000 0001.
- 10. Enable the timer peripheral as described in *Timer Clock Sources*.

19.7.7 Gated Mode (6)

Gated mode is similar to continuous mode, except that *TMRn_CNT* only increments when the timer input signal is in its active state.

The timer period ends on the timer clock following TMRn_CNT = TMRn_CMP.


The timer peripheral automatically performs the following actions at the end of the timer period:

- The TMRn CNT field is set to 0x0000 0001;
- The timer remains enabled and continues incrementing;
- If the timer output signal toggles state., the timer output pin changes state if the timer output is enabled;
- The corresponding TMRn_INTFL.irq field is set to 1 to indicate a timer interrupt event occurred.

Analog Devices, Inc. Page 312 of 420



Figure 19-10: Gated Mode Diagram



This examples uses the following configuration in addition to the settings shown above: TMRn_CTRL1.cascade = 1 (32-bit Cascade Timer)
TMRn_CTRL0.mode_a = 6 (Gated)

Configure the timer for gated mode by performing the following steps:

- 1. Disable the timer peripheral as described in *Timer Clock Sources*.
- 2. If desired, change the timer clock source as described in *Timer Clock Sources*.
- 3. Set TMRn_CTRLO.mode to 6 to select gated mode.
- 4. Configure the timer input function:
 - a. Set *TMRn_CTRLO.pol* to match the desired inactive state.
 - b. Configure the GPIO electrical characteristics as desired.
 - c. Select the correct alternate function mode for the timer input pin.
- 5. If desired, write an initial value to the TMRn_CNT field.
 - a. This only effects the first period; subsequent timer periods always reset TMRn_CNT = 0x0000 0001.
- 6 Write the compare value to TMRn_CMP.
- 7. Enable the timer peripheral as described in *Timer Clock Sources*.

Analog Devices, Inc. Page 313 of 420

[†] TMRn_CNT.count defaults to 0x00000000 on a timer reset. TMRn_CNT.count reloads to 0x00000001 for all following timer periods.



19.7.8 Capture/Compare Mode (7)

In capture/compare mode, the timer starts counting after the first external timer input transition occurs. The transition, a rising edge or falling edge on the timer's input signal, is set using the *TMRn CTRLO.pol* bit.

After the first transition of the timer input signal, each subsequent transition captures the *TMRn_CNT* value, writing it to the *TMRn_PWM.pwm* register (capture event). When a capture event occurs, a timer interrupt is generated, the *TMRn_CNT* value is reset to 0x0000 0001, and the timer resumes counting.

If no capture event occurs, the timer counts up to *TMRn_CMP*. At the end of the cycle, where the *TMRn_CNT* equals the *TMRn_CMP*, a timer interrupt is generated, the *TMRn_CNT* value is reset to 0x0000 0001, and the timer resumes counting.

The timer period ends when the selected transition occurs on the timer pin or the clock cycle following *TMRn_CNT* = *TMRn_CMP*.

The actions performed at the end of the timer period are dependent on the event that ended the timer period:

If a transition on the timer pin caused the end of the timer period, the hardware automatically performs the following:

- The value in the TMRn CNT field is copied to the TMRn PWM.pwm field,
- the TMRn_CNT field is set to 0x0000 0001,
- the timer remains enabled and continues incrementing,
- the corresponding TMRn INTFL.irq field is set to 1 to indicate a timer interrupt event occurred.

In capture/compare mode, the elapsed time from the timer start to the capture event is calculated using Equation 19-12.


Equation 19-12: Capture Mode Elapsed Time

$$Capture \ elapsed \ time \ (seconds) = \frac{TMRn_PWM - TMRn_CNT_{INITIAL_CNT_VALUE}}{f_{CNT_CLK}(Hz)}$$

Analog Devices, Inc. Page 314 of 420



Figure 19-11: Capture/Compare Mode Diagram



This examples uses the following configuration in addition to the settings shown above: TMRn_CTRL1.cascade = 1 (32-bit Cascade Timer)

TMRn_CTRL0.mode_a = 7 (Capture/Compare)

Analog Devices, Inc. Page 315 of 420

 $^{^{\}dagger}\textit{TMRn_CNT.count} \text{ defaults to } 0x0000\,0000 \text{ on a timer reset. } \textit{TMRn_CNT.count} \text{ reloads to } 0x000\,0000\,1 \text{ for all following timer periods.}$



Configure the timer for capture/compare mode by doing the following:

- 1. Disable the timer peripheral as described in *Timer Clock Sources*.
- 2. If desired, change the timer clock source as described in *Timer Clock Sources*.
- 3. Set *TMRn_CTRLO.mode* to 7 to select Capture/Compare mode.
- 4. Configure the timer input function:
 - Set TMRn_CTRL0.pol to select the positive edge (TMRn_CTRL0.pol = 1) or negative edge (TMRn_CTRL0.pol = 0) transition to cause the capture event.
 - b. Configure the GPIO electrical characteristics as desired.
 - c. Select the correct alternate function mode for the timer input pin.
- 5. If desired, write an initial value to the TMRn_CNT field.
 - a. This effects only the first period; subsequent timer periods always reset TMRn_CNT = 0x0000 0001.
- 6 Write the compare value to TMRn CMP.
- 7. Enable the timer peripheral as described in *Timer Clock Sources*.

Note: No interrupt is generated by the first transition of the input signal.

19.7.9 Dual Edge Capture Mode (8)

Dual edge capture mode is similar to capture mode, except the counter can capture on both edges of the timer input pin.

19.7.10 Inactive Gated Mode (14)

Inactive gated mode is similar to gated mode except that the interrupt is triggered when the timer input pin is in its inactive state.

19.8 Registers

See *Table 3-3* for the base address of this peripheral/module. If multiple instances of the peripheral are provided, each instance has its own independent set of the registers shown in *Table 19-8*. Register names for a specific instance are defined by replacing "n" with the instance number. As an example, a register PERIPHERALn_CTRL resolves to PERIPHERALO_CTRL and PERIPHERAL1_CTRL for instances 0 and 1, respectively.

See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Table 19-8: Timer Register Summary

Offset	Register	Description
[0x0000]	TMRn_CNT	Timer Counter Register
[0x0004]	TMRn_CMP	Timer Compare Register
[8000x0]	TMRn_PWM	Timer PWM Register
[0x000C]	TMRn_INTFL	Timer Interrupt Register
[0x0010]	TMRn_CTRL0	Timer Control Register
[0x0014]	TMRn_NOLCMP	Timer Non-Overlapping Compare Register
[0x0018]	TMRn_CTRL1	Timer Configuration Register
[0x001C]	TMRn_WKFL	Timer Wake-Up Status Register

Analog Devices, Inc. Page 316 of 420



19.8.1 Register Details

Table 19-9: Timer Count Register

Timer Count				TMRn_CNT	[0x0000]
Bits	Field	Access	Reset	Description	
31:0	count	R/W	0	Timer Count This field increments at a rate dependent of function of the bits in this field is dependent Reads of this register always return the cur	nt on the 32-bit/16-bit configuration.

Table 19-10: Timer Compare Register

Timer Cor	Timer Compare			TMRn_CMP [0x0004]	
Bits	Field	Access	Reset	Description	
31:0	compare	R/W	0	Timer Compare Value The value in this register is used as the compare specific mode of the timer determines the comp mode's detailed configuration section for compa	are field meaning. See the timer

Table 19-11: Timer PWM Register

Timer PWM				TMRn_PWM	[0x0008]		
Bits	Field	Access	Reset	Description			
31:0	pwm	R/W	0	Timer PWM Match			
				This field sets the count value for the first transit mode. At the end of the cycle, when <i>TMRn_CNT</i> transitions to the second period of the PWM cycl stored in <i>TMRn_CMP</i> . <i>TMRn_PWM.pwm</i> must be mode operation.	= TMRn_CMP, the PWM output le. The second PWM period count is		
				Timer Capture Value			
				In capture, compare, and capture/compare modes, this field is used to store the TMRn_CNT value when a Capture, Compare, or Capture/Compare event occurs.			

Table 19-12: Timer Interrupt Register

Timer Interrupt				TMRn_INTFL	[0x000C]	
Bits	Field	Access	Reset	Description		
31:26	-	RO	0	Reserved		
24	wr_dis_b	R/W	0	TimerB Write Protect in Dual Timer Mode		
				Set this field to 0 to write protect the TimerB fields in the <i>TMRn_CNT[31:16]</i> and <i>TMRn_PWM.pwm[31:16]</i> . When this field is set to 0, 32-bit writes to the <i>TMRn_CNT</i> and <i>TMRn_PWM</i> registers only modify the lower 16-bits associated with TimerA.		
				O: Enabled. 1: Disabled. Note: This field always reads 0 if the timer is con	ofigured as a 32-hit cascade timer	
25	wrdone_b	R	0	TimerB Write Done	gigurea as a SE sit cascade timer.	
-				This field is cleared to 0 by the hardware when t TMRn_CNT[31:16] or TMRn_PWM.pwm[31:16] or the field is set to 1 before proceeding.	•	
				0: Operation in progress. 1: Operation complete.		

Analog Devices, Inc. Page 317 of 420



Timer Inte	errupt			TMRn_INTFL	[0x000C]	
Bits	Field	Access	Reset	Description		
23:17	-	RO	0	Reserved		
16	irq_b	R/W1C	0	TimerB Interrupt Event		
				This field is set when a TimerB interrupt event o	ccurs. Write 1 to clear.	
				0: No event. 1: Interrupt event occurred.		
15:10	-	RO	0	Reserved		
9	wr_dis_a	R/W	0	TimerA Dual Timer Mode Write Protect		
				fields so that only the 16 bits associated with up	This field disables write access to the <i>TMRn_CNT[15:0]</i> and <i>TMRn_PWM.pwm[15:0]</i> fields so that only the 16 bits associated with updating TimerA are modified during writes to the <i>TMRn_CNT</i> and <i>TMRn_PWM</i> registers.	
				0: Enabled. 1: Disabled.		
				Note: This field always reads 0 if the timer is con	figured as a 32-bit cascade timer.	
8	wrdone_a	R	0	TimerA Write Done		
				This field is cleared to 0 by the hardware when t write to <i>TMRn_CNT[15:0]</i> or <i>TMRn_PWM.pwm[</i> mode. Wait until the field reads 1 before process	[15:0] when in dual 16-bit timer	
				0: Operation in progress. 1: Operation complete.	0: Operation in progress.	
7:1	-	RO	0	Reserved		
0	irq_a	W1C	0	TimerA Interrupt Event		
				This field is set when a TimerA interrupt event o	ccurs. Write 1 to clear.	
				0: No event. 1: Interrupt event occurred.		

Table 19-13: Timer Control 0 Register

Timer Control 0				TMRn_CTRL0	[0x0010]
Bits	Field	Access	Reset	Description	
31	en_b	R/W	0	TimerB Enable 0: Disabled. 1: Enabled.	
30	clken_b	R/W	0	TimerB Clock Enable 0: Disabled. 1: Enabled.	
29	rst_b	W10	0	TimerB Reset 0: Normal operation. 1: Reset TImerB.	
28:24	-	RO	0	Reserved	

Analog Devices, Inc. Page 318 of 420



Timer Co	ntrol 0			TMRn_CTRL0	[0x0010]
Bits	Field	Access	Reset	Description	
23:20	clkdiv_b	R/W	0	TimerB Prescaler Select The $clkdiv_b$ field selects a prescaler that divide timer's count clock as follows: $f_{CNT_CLK} = \frac{f_{CLK_SOURCE}}{prescaler}$ See $Operating\ Modes$ for details on which time 0: 1 1: 2 2: 4 3: 8 4: 16 5: 32 6: 64 7: 128 8: 256 9: 512 10: 1024 11: 2048 12: 4096	
				13-15: Reserved	
19:16	mode_b	R/W	0	TimerB Mode Select Set this field to the desired mode for TimerB. 0: One-Shot 1: Continuous 2: Counter 3: PWM 4: Capture 5: Compare 6: Gated 7: Capture/Compare 8: Dual-Edge Capture 9-11: Reserved 12: Internally Gated 13-15: Reserved	
15	en_a	R/W	0	TimerA Enable 0: Disabled 1: Enabled	
14	clken_a	R/W	0	TimerA Clock Enable 0: Disabled 1: Enabled	
13	rst_a	R/W10	0	TimerA Reset 0: No action 1: Reset TimerA	

Analog Devices, Inc. Page 319 of 420



Timer Co	ntrol 0			TMRn_CTRL0 [0x0010]	
Bits	Field	Access	Reset	Description	
12	pwmckbd_a	R/W	1	TimerA PWM Output $\phi A'$ Disable Set this field to 0 to enable the $\phi A'$ output sign default. 0: Enable the PWM $\phi A'$ output signal. 1: Disable PWM $\phi A'$ output signal.	al. The $\phi A'$ output signal is disabled by
11	nollpol_a	R/W	0	TimerA PWM Output $\phi A'$ Polarity Bit Set this field to 1 to invert the PWM $\phi A'$ signal. 0: Do not invert the PWM $\phi A'$ output signal. 1: Invert the PWM $\phi A'$ output signal.	
9	nolhpol_a pwmsync_a	R/W	0	TimerA PWM Output φA Polarity Bit Set this field to 1 to invert the PWM φA signal. 0: Do not invert the φA PWM output signal. 1: Invert the φA output signal. TimerA/TimerB PWM Synchronization Mode 0: Disabled	
8	pol_a	R/W	0	1: Enabled TimerA Polarity This field selects the polarity of the timer's inpuused if the GPIO is not configured for the timer and settings are operating mode specific. See the on the mode selected.	's alternate function. This field's usage
7:4	clkdiv_a	R/W	0	TimerA Prescaler Select The $clkdiv_a$ field selects a prescaler that divide timer's count clock as follows: $f_{CNT_CLK} = \frac{f_{CLK_SOURCE}}{prescaler}$ See the $Operating\ Modes$ section to determine 0: 1 1: 2 2: 4 3: 8 4: 16 5: 32 6: 64 7: 128 8: 256 9: 512 10: 1024 11: 2048 12: 4096 13-15: Reserved	

Analog Devices, Inc. Page 320 of 420



Timer Control 0			TMRn_CTRL0	[0x0010]	
Bits	Field	Access	Reset	Description	
3:0	mode_a	R/W	0	TimerA Mode Select Set this field to the desired operating mode for 0: One-Shot 1: Continuous 2: Counter 3: PWM 4: Capture 5: Compare 6: Gated 7: Capture/Compare 8: Dual-Edge Capture 9-11: Reserved for Future Use 12: Internally Gated 13-15: Reserved for Future Use	TimerA.

Table 19-14: Timer Non-Overlapping Compare Register

Timer Nor	n-Overlapping C	ompare		TMRn_NOLCMP	[0x0014]
Bits	Field	Access	Reset	Description	
31:24	hi_b	R/W	0	TimerA Non-Overlapping High Compare 1	
				The 8-bit timer count value of non-overlapping time between the falling edge of the PWM output $\phi A'$ (phase A prime) and the next rising edge of the PWM output ϕA (phase A).	
23:16	lo_b	R/W	0	TimerA Non-Overlapping Low Compare 1	
				The 8-bit timer count value of non-overlapping time between the falling edge of the PWM output ϕA and the next rising edge of the PWM output $\phi A'$.	
15:8	hi_a	R/W	0	TimerA Non-Overlapping High Compare 0	
				The 8-bit timer count value of non-overlapping to PWM output $\phi A'$ and the next rising edge of the	5 5
7:0	lo_a	R/W	0	TimerA Non-Overlapping Low Compare 0	
				The 8-bit timer count value of non-overlapping to PWM output ϕA and the next rising edge of the	8 8

Table 19-15: Timer Control 1 Register

Timer Control 1				TMRn_CTRL1	[0x0018]
Bits	Field	Access	Reset	Description	
31	cascade	R/W	0	32-bit Cascade Timer Enable	
				This field is only supported by timer instances wi	th support for 32-bit cascade mode.
				0: Dual 16-bit timers	
				1: 32-bit cascade timer	
30	outben_b	RO	0	Reserved	
29	outen_b	RO	0	Reserved	

Analog Devices, Inc. Page 321 of 420



Timer Co	ntrol 1			TMRn_CTRL1	[0x0018]	
Bits	Field	Access	Reset	Description		
28	we_b	R/W	0	TimerB Wake-Up Function		
				0: Disabled		
27	sw_capevent_b	R/W	0		1: Enabled	
27	sw_capevent_b	11,7 00	O	TimerB Software Event Capture Write this field to 1 to initiate a software event of	canture when operating the timer in	
				capture mode to perform a software event capture		
				0: No event		
		D ///		1: Reserved		
26:25	capevent_sel_b	R/W	0	TimerB Event Capture Selection	Con Table 40 2 for available continue	
				Set this field to the desired capture event source event 0 and capture event 1 options.	e. See <i>Table 19-2</i> for available capture	
				0-3: Reserved		
24	ie_b	R/W	0	TimerB Interrupt Enable		
				0: Disabled		
	nogtrig h	R/W	0	1: Enabled		
23	negtrig_b	N/ VV	U	TimerB Negative Edge Trigger for Event 0: Rising-edge trigger		
				1: Falling-edge trigger		
22:20	event_sel_b	R/W	0	TimerB Event Selection		
				0: Event disabled	0: Event disabled	
				1-7: Reserved		
19	clkrdy_b	RO	0	TimerB Clock Ready Status		
				This field indicates if the timer clock is ready.		
				0: Timer clock not ready or synchronization in	progress	
18	clken_b	RO	0	1: Timer clock is ready TimerB Clock Enable Status		
	_			Set this field to 1 to enable the TimerB clock.		
				0: Timer not enabled or synchronization in pro	gress	
				1: Timer is enabled		
17:16	clksel_b	R/W	0	TimerB Clock Source		
				See <i>Table 19-1</i> for the clock sources supported by		
				Note: In cascade 32-bit mode this field must be s TMRn_CTRL1.clksel_a field.	et to the same value selected in the	
				0: Clock option 0.		
				1: Clock option 1.		
				2: Clock option 2. 3: Clock option 3.		
15	-	RO	0	Reserved		
14	outben_a	R/W	0	Output B Enable		
				Reserved for future use		
13	outen_a	R/W	0	Output Enable		
				Reserved for future use		
12	we_a	R/W	0	TimerA Wake-Up Function		
				0: Disabled		
				1: Enabled.		

Analog Devices, Inc. Page 322 of 420



Timer Control 1			TMRn_CTRL1 [0x0018]	
Field	Access	Reset	Description	
sw_capevent_a	R/W	0	TimerA Software Event capture 0: No software capture event triggered 1: Trigger software capture event	
10:9 capevent_sel_a R/W 0 TimerA E Set this f		TimerA Event capture Selection Set this field to the desired capture event source. event 0 and capture event 1 options.	See <i>Table 19-2</i> for available capture	
			0: Capture event 0 1: Capture event 1 2: Capture event 2 3: Capture event 3	
ie_a	R/W	0	TimerA Interrupt Enable 0: Disabled 1: Enabled	
negtrig_a	R/W	0	TimerA Edge Trigger Selection for Event 0: Positive-edge triggered 1: Negative-edge triggered	
event_sel_a	R/W	0	TimerA Event Selection 0: Event disabled 1-7: Reserved	
clkrdy_a	RO	0	TimerA Clock Ready This field is set to 1 after software enables the TimerA clock by writing 1 to the 0: Timer not enabled or synchronization in progress 1: TimerA clock is ready	
clken_a	R/W	0	TimerA Clock Enable Write this field to 1 to enable the TimerA clock. 0: Timer not enabled or synchronization in progress	
clksel_a	R/W	0	Clock Source TimerA See Table 19-1 for the available clock options for Note: In cascade 32-bit mode the TMRn_CTRL1.cl value as this field. 0: Clock option 0 1: Clock option 1	
	Field sw_capevent_a capevent_sel_a ie_a negtrig_a event_sel_a clkrdy_a clken_a	Field Access sw_capevent_a R/W capevent_sel_a R/W ie_a R/W negtrig_a R/W event_sel_a R/W clkrdy_a RO clken_a R/W	Field Access Reset sw_capevent_a R/W 0 capevent_sel_a R/W 0 ie_a R/W 0 negtrig_a R/W 0 event_sel_a R/W 0 clkrdy_a RO 0 clken_a R/W 0	Field Access Reset Description Sw_capevent_a R/W 0 TimerA Software Event capture 0: No software capture event triggered 1: Trigger software capture event 1: Trigger software capture event 0: No software capture event 1: Trigger software capture event 1: Trigger software capture event source. event 0 and capture event 1 options. 0: Capture event 1 2: Capture event 2 3: Capture event 3 ie_a R/W 0 TimerA Interrupt Enable 0: Disabled 1: Enabled 1: Enabled 1: Enabled 1: Negative-edge triggered 1: TimerA Clock Ready This field is set to 1 after software enables the TimerA clock is ready 1: TimerA clock is ready 1: TimerA clock Enable Write this field to 1 to enable the TimerA clock. 0: Timer not enabled or synchronization in progential tripers of the progential tripers of tripers of the progential tripers of the progential tripers of tr

Table 19-16: Timer Wake-Up Status Register

Timer Wake-Up Status				TMRn_WKFL	[0x001C]
Bits	Field	Access	Reset	Description	
31:17	-	RO	0	Reserved	
16	b	R/W1C	1	TimerB Wake-Up Event This flag is set when a wake-up event occurs for TimerB. Write 1 to clear. 0: No event 1: Wake-up event occurred	
15:1	-	RO	0	Reserved	

Analog Devices, Inc. Page 323 of 420



Timer Wake-Up Status				TMRn_WKFL	[0x001C]
Bits	Field	Access	Reset	Description	
0	а	R/W1C	1	TimerA Wake-Up Event	
				This flag is set when a wake-up event occurs for TimerA. Write 1 to clear.	
				0: No event	
				1: Wake-up event occurred	

Analog Devices, Inc. Page 324 of 420



20. Wake-Up Timer (WUT)

The WUT is a unique instance of a 32-bit timer.

- The wake-up timer uses the is 32.768kHz RTC source.
- Programmable prescaler with values from 1 to 4096.
- Supports three timer modes, all of which can wake the device from low-power modes:
 - One-Shot: The timer counts up to the terminal value, generates a wake-up timer event then halts.
 - Continuous: The timer counts up to the terminal value, generates a wake-up timer event then continues counting.
 - Compare: The timer counts up to the terminal value, generates a wake-up timer event, resets the count and continues counting.
- Independent interrupt handler (WUT_IRQn).

20.1 Basic Operation

The timer modes operate by incrementing the *WUT_CNT* register. The *WUT_CNT* register is always readable, even while the timer is enabled and counting.

Each timer mode has a user-configurable timer period, which terminates on the timer clock cycle following the end of the timer period condition. The end of a timer period always sets the corresponding interrupt flag and generates a wake-up timer interrupt (WUT_IRQn) if enabled.

The timer peripheral automatically sets *WUT_CNT* to 1 at the end of a timer period, but *WUT_CNT* is set to 0 following a system reset. This means the first timer period following a system reset is one timer clock longer than subsequent timer periods if *WUT_CNT* is not initialized to 1 during the timer configuration step.

The timer clock frequency, f_{CNT} CLK, is a divided version of the 32.768kHz RTC clock, as shown in Equation 20-1.

Equation 20-1: Wake-Up Timer Clock Frequency

$$f_{CNT_CLK} = \frac{f_{RTC_CLK}}{prescaler}$$

The divisor (prescaler) can be set from 1 to 4096 using the concatenated fields WUT_CTRL.pres3:WUT_CTRL.pres, as shown in Table 20-1.

Table 20-1: MAX78000 WUT Clock Period

WUT_CTRL.pres3	WUT_CTRL.pres	Prescaler	f _{CNT_CLK} (Hz)
0	0b000	1	32,768
0	0b001	2	16,384
0	0b010	4	8,192
0	0b011	8	4,096
0	0b100	16	2,048
0	0b101	32	1,024
0	0b110	64	512
0	0b111	128	256
1	0b000	256	128
1	0b001	512	64
1	0b010	1024	32
1	0b011	2048	16

Analog Devices, Inc. Page 325 of 420




WUT_CTRL.pres3	WUT_CTRL.pres	Prescaler	f _{CNT_CLK} (Hz)
1	0b100	4096	8
1	0b101	Reserved	Reserved
1	0b110	Reserved	Reserved
1	0b111	Reserved	Reserved

20.2 One-Shot Mode (0)

In one-shot mode, the timer peripheral increments the *WUT_CNT* register until it matches the *WUT_CMP* register and then stops incrementing and disables the timer. In this mode, the timer must be re-enabled to start another one-shot mode event.

Figure 20-1: One-Shot Mode Diagram



- * WUT_CNT automatically reloads with 1 at the end of the WUT period, but software can write any initial value to WUT_CNT prior to enabling the timer.
- ** The default value of WUT_CNT for the first period after a system reset is 0 unless changed by software.

20.2.1 One-Shot Mode Timer Period

The timer period ends on the timer clock when WUT CNT = WUT CMP.

The timer peripheral automatically performs the following actions at the end of the timer period:

- 1. WUT_CNT is reset to 1.
- 2. The timer is disabled by setting WUT CTRL.ten = 0.
- 3. The timer interrupt bit *WUT_INTR.irq_clr* is set and wakes up the device if the wake-up timer is enabled as a wake-up event, generating an interrupt.

Analog Devices, Inc. Page 326 of 420



20.2.2 One-Shot Mode Configuration

Configure the timer for one-shot mode by performing the following steps:

- 1. Set WUT_CTRL.ten = 0 to disable the timer.
- 2. Set WUT_CTRL.tmode to 0 to select one-shot mode.
- 3. Set WUT_CTRL.pres3:WUT_CTRL.pres to determine the timer period.
- 4. Enable the wake-up timer as a wake-up source by setting GCR PM.wut we to 1.
 - a. If desired, register a wake-up interrupt handler (WUT_IRQn).
- 5. Write an initial value to the *WUT_CNT* register, if desired. This effects only the first period; subsequent timer periods always reset the *WUT_CNT* register to 1.
- 6. Write the compare value to the WUT_CMP register.
- 7. Clear the wake-up timer interrupt flag by writing 0 to WUT_INTR.irq_clr.
- 8. Set WUT_CTRL.ten to 1 to enable the timer.
- 9. Enter a low-power sleep mode. See Low-Power Modes for details.

The timer period is calculated using the following equation:

Equation 20-2: One-Shot Mode Timer Period

$$\textit{One-Shot mode timer period in seconds} = \frac{\textit{WUT_CMP} - \textit{WUT_CNT}_{\textit{INITIAL_VALUE}} + 1}{f_{\textit{CNT_CLK}}\left(\textit{Hz}\right)}$$


Analog Devices, Inc. Page 327 of 420



20.3 Continuous Mode (1)

In continuous mode, the wake-up timer increments *WUT_CNT* until it matches *WUT_CMP*, and hardware resets *WUT_CNT* to 1 and continues incrementing.

Figure 20-2: Continuous Mode Diagram



^{*} WUT_CNT automatically reloads with 1 at the en of the wakeup timer period, but software can write any initial value to WUT_CNT prior to enabling the wakeup timer.

20.3.1 Continuous Mode Timer Period

The wake-up timer period ends on the timer clock following WUT_CNT = WUT_CMP.

The wake-up timer peripheral automatically performs the following actions at the end of the timer period:

- 1. WUT CNT is reset to 1. The wake-up timer remains enabled and continues incrementing.
- 2. The timer interrupt bit WUT_INTR.irq_clr is set. An interrupt is generated if enabled.

Analog Devices, Inc. Page 328 of 420

^{**} The value of WUT_CNT for the first period after a system reset is 0 unless changed by software.



20.3.2 Continuous Mode Configuration

Configure the timer for continuous mode by performing the steps following:

- 1. Set WUT_CTRL.ten = 0 to disable the timer.
- 2. Set WUT_CTRL.tmode to 1 to select continuous mode.
- 3. Set WUT_CTRL.pres3:WUT_CTRL.pres to determine the timer period.
- 4. Enable the wake-up timer as a wake-up source by setting GCR PM.wut we to 1.
 - a. If desired, register a wake-up interrupt handler (WUT_IRQn).
- 5. Write an initial value to the *WUT_CNT* register, if desired. The initial value is only used for the first period; subsequent timer periods always reset the *WUT_CNT* register to 1.
- 6. Write the compare value to the WUT CMP register.
- 7. Clear the wake-up timer interrupt flag by writing 0 to WUT_INTR.irq_clr.
- 8. Set WUT CTRL.ten to 1 to enable the timer.
- 9. Enter a low-power sleep mode. See Low-Power Modes for details.

The Continuous Mode Timer Period is calculated using Equation 20-3.

Equation 20-3: Continuous Mode Timer Period

$$Continuous\ Mode\ Timer\ Period\ in\ seconds = \frac{WUT_CMP - WUT_CNT_{INITIAL_VALUE} + 1}{f_{CNT_CLK}\ (Hz)}$$

20.3.3 Compare Mode (5)

In compare mode, the timer peripheral increments continually from 0x0000 0000 (after the first timer period) to the maximum value, then rolls over to 0x0000 0000 and continues incrementing. The end of timer period event occurs when the timer value matches the compare value, but the timer continues to increment until the count reaches 0xFFFF FFFF. The timer counter then rolls over and continues counting from 0x0000 0000.

The timer period ends on the timer clock following WUT_CNT = WUT_CNT.

The timer peripheral automatically performs the following actions when a timer period event ends:

- WUT_CNT is reset to 0x0000 00000.
- The WUT_INTR.irq_clr field is set to 1 to indicate a timer interrupt event occurred.
- The timer remains enabled and continues incrementing.

The initial compare mode timer period is calculated using *Equation 20-4*. Subsequent compare mode timer periods are always 0xFFFF FFFF.


Equation 20-4: Compare Mode Timer Initial Period

$$Compare\ mode\ timer\ period\ in\ seconds = \frac{(WUT_CMP - WUT_CNT_{INITIAL_VALUE} + 1)}{f_{CNT\ CLK}(Hz)}$$

Analog Devices, Inc. Page 329 of 420



Figure 20-3: Compare Mode Diagram



This examples uses the following configuration in addition to the settings shown above: WUT_CTRL.tmode = 5 (Compare)

Configure the timer for compare mode by doing the following:

- 1. Set WUT_CTRL.ten = 0 to disable the timer.
- 2. Set WUT_CTRL.tmode to 1 to select continuous mode.
- 3. Set WUT_CTRL.pres3:WUT_CTRL.pres to determine the timer period.
- 4. Enable the wake-up timer as a wake-up source by setting GCR PM.wut we to 1.
 - a. If desired, register a wake-up interrupt handler (WUT_IRQn).
- 5. Write the compare value to the WUT_CMP register.
- 6. If desired, write an initial value to WUT_CNT register.
- 7. Clear the wake-up timer interrupt flag by writing 0 to WUT_INTR.irq_clr.
- 8. Set WUT_CTRL.ten to 1 to enable the timer.
- 9. Enter a low-power sleep mode. See *Low-Power Modes* for details.

20.4 Registers

See *Table 3-3* for the base address of this peripheral/module. See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Analog Devices, Inc. Page 330 of 420



Table 20-2: Wake-Up Timer Register Summary

Offset	Register Name	Description
[0x0000]	WUT_CNT	Wake-Up Timer Counter Register
[0x0004]	WUT_CMP	Wake-Up Timer Compare Register
[0x0008]	WUT_PWM	Wake-Up Timer PWM Register
[0x000C]	WUT_INTR	Wake-Up Timer Interrupt Register
[0x0010]	WUT_CTRL	Wake-Up Timer Control Register
[0x0014]	WUT_NOLCMP	Wake-Up Timer Non-Overlapping Compare Register

20.4.1 Register Details

Table 20-3: Wake-Up Timer Count Register

Wake-Up Timer Count			WUT_CNT	[0x0000]	
Bits	Name	Access	Reset	Description	
31:0	count	R/W	0		er. This field increments as the timer counts. lid. Before writing this field, disable the timer by

Table 20-4: Wake-Up Timer Compare Register

Wake-Up Timer Compare				WUT_CMP	[0x0004]		
Bits	Name	Access	Res	set	Description		
31:0	compare	R/W	0)	The specific mode of the timer dete	the compare value for the timer's count value. ermines the compare field meaning. See the timer ion for the usage of this field and its meaning.	

Table 20-5: Wake-Up Timer PWM Register

Wake-U	Wake-Up Timer PWM			WUT_PWM	[8000x0]	
Bits	Name	Access	Reset	Description		
31:0	-	RO	0	Reserved		

Table 20-6: Wake-Up Timer Interrupt Register

Wake-Up	Timer Interrup	t		WUT_INTR [0x000C]	
Bits	Name	Access	Reset	Description	
31:1	-	RO	0	Reserved	
0	irq_clr	R/W	0	Timer Interrupt Flag If set, this field indicates a wake-up value to this bit clears the wake-up 0: Wake-up timer interrupt is no 1: Wake-up timer interrupt occu	t active.

Table 20-7: Wake-Up Timer Control Register

Wake-Up Timer Control				WUT_CTRL	[0x0010]	
Bits	Name	Access	Reset	Description		
31:9	-	DNM	0	Reserved, Do Not Modify		

Analog Devices, Inc. Page 331 of 420



Wake-Up	Timer Control	 _		WUT_CTRL	[0x0010]	
Bits	Name	Access	Reset	Description		
8	pres3	R/W	0	Timer Prescaler Select MSB See WUT_CTRL.pres for details on this field's usage.		
7	ten	R/W	0	Timer Enable 0: Disabled 1: Enabled		
6	tpol	DNM	0	Reserved, Do Not Modify		
5:3	pres	R/W	0	Timer Prescaler Select This field sets the timer's prescaler value. The prescaler divides the RTC 's 32.768KHz input clock. Sets the timer's count clock as shown in <i>Equation 20-1</i> . The wake-up timer's prescaler setting is a 4-bit value with <i>pres3</i> as the most significant bit and <i>pres</i> as the three least significant bits. See <i>Table 20-1</i> for details.		
2:0	tmode	R/W	0	Timer Mode Select This field sets the timer's operating mode. 0: One-shot 1: Continuous 2 - 7: Reserved		

Table 20-8: Wake-Up Timer Non-Overlapping Compare Register

Wake-U Compare	p Timer Non-Ove e	rlapping		WUT_NOLCMP	[0x0014]	
Bits	Name	Access	Reset	Description		
31:0	=	DNM	0	Reserved, Do Not Modify		

Analog Devices, Inc. Page 332 of 420



21. Watchdog Timer (WDT)

The watchdog timer (WDT) protects against corrupt or unreliable software, power faults, and other system-level problems which may place the IC into an improper operating state. The software must periodically write a special sequence to a dedicated register to confirm the software is operating correctly. Failure to reset the watchdog timer within a user-specified time frame can first generate an interrupt allowing the software the opportunity to identify and correct the problem. If the software cannot regain normal operation, the watchdog timer can generate a system reset as a last resort.

Some instances provide a windowed timer function. These instances support an additional feature that can detect watchdog timer resets that occur too early and too late (or never). This could happen if program execution is corrupted and is accidentally forced into a tight loop of code that contains a watchdog sequence. This would not be detected with a traditional WDT because the end of the timeout periods would never be reached. A new set of "watchdog timer early" fields are available to support the lower limits required for windowing. Traditional watchdog timers can only detect a loss of program control that fails to reset the watchdog timer.

Each time the software performs a reset, as early as possible in the software, the peripheral control register should be examined to determine if the reset was caused by at WDT late reset event (or WDT early reset event if the window function is supported). If so, the software should take the desired action as part of its restart sequence.

The WDT is a critical safety feature, and most fields are reset on POR or system reset events only.

Features:

- · Single-ended (legacy) watchdog timeout.
- Windowed mode adds lower-limit timeout settings to detect loss of control in tight code loops.
- Configurable clock source.
- Configurable time-base.
- Programmable upper and lower limits for reset and interrupts from 2¹⁶ to 2³² time-base ticks.
- A register is provided to read the WDT counter register, simplifying code development.

Figure 21-1 shows the block diagram of the WDT.

Analog Devices, Inc. Page 333 of 420



PCLK CLK1 CLK2 CLK3 CLK4 32-BIT COUNTER CLK5 RESET CLK6 CLK7 WDTn_CTRL.rst_late_limit WDTn_CTRL.rst_late * WDTn_CLKSEL.source WDTn_CTRL.int_late_limit WDTn_CTRL.int_late * WDT IRQ WDTn_CTRL.wdt_en WDTn_CTRL.rst_early_limit WDTn_CTRL.rst_early * WDT WAKEUP WRITE WDTn_CTRL.int_early_limit WDTn_CTRL.int_early * $WDTn_RST.reset = 0xA5$ $WDTn_RST.reset = 0x5A$ WDTn_CTRL.win_en WDTn_CTRL.rst_en WDTn_CTRL.int_en WINDOWING SUPPORT

Figure 21-1: Windowed Watchdog Timer Block Diagram

21.1 Instances

Table 21-1 shows the peripheral instances, available clock sources, and indicates which instances support the windowed watchdog functionality.

Table 21-1: MAX78000 WDT Instances Summary

Instance	Register Access Name	Window Support	External Clock	CLK0	CLK1	CLK2
WDT0	WDT0	Yes	N/A	PCLK	IBRO	
LPWDT0	WDT1	Yes	N/A	IBRO	ERTC0	INRO

21.2 Usage

When enabled, the $WDTn_CNT.count$ increments once every t_{WDTCLK} period. The software periodically executes the feed sequence during correct operation and resets $WDTn_CNT.count$ to 0x0000 0000 within the target window.

The upper and lower limits of the target window are user-configurable to accommodate different applications and non-deterministic execution times within an application.

Analog Devices, Inc. Page 334 of 420

^{*} INTERRUPT FLAGS ARE SET REGARDLESS OF THE ENABLED STATE OF WDTn_CTRL.win_en, WDTn_CTRL.wdt_int_en and WDTn_CTRL.wdt_ist_en.



The WDT can generate an interrupt and a reset event in response to the WDT activity. Interrupts are typically configured to respond first to an event outside the target window. The approach is that a minor system event may have temporarily delayed the execution of the feed sequence, so the event can be diagnosed in an interrupt routine and control returned to the system. When the WDT feed sequence occurs much earlier than expected or not at all, a reset event can be generated that forces the system to a known good state before continuing.

Traditional WDTs only detect execution errors that fail to perform the WDT feed sequence. If the counter reaches the WDT late interrupt threshold, the device attempts to regain program control by vectoring to the dedicated WDT ISR. The ISR should reset the WDT counter, perform the desired recovery activity, and return execution to a known good address.

If the execution error prevents the successful execution of the ISR, the WDT continues to increment until the count reaches the WDT late reset threshold. The WDT generates a late reset event which sets the WDT late reset flag and generates a system interrupt.

Instances that support the window feature (*WDTn_CTRL.win_en* = 1) can generate a WDT early interrupt event if the WDT feed sequence occurs earlier than expected. Analogously, the device attempts to regain program control by vectoring to the dedicated WDT interrupt. The WDT interrupt should reset the WDT counter, perform the desired recovery activity, and return execution to a known good address.

A WDT feed sequence that occurs earlier than the WDT early reset threshold indicates the execution error is significant enough to initiate a reset of the device to correct the problem. The WDT generates an early reset event that sets the WDT late reset flag and generates a system interrupt.

The event flags are set regardless of the corresponding interrupt or reset enable. This includes the early interrupt and early event flags, even if the WDT is disabled (WDTn_CTRL.win_en = 0).

21.2.1 Using the WDT as a Long-Interval Timer

One use case of the WDT is as a very long interval timer in *ACTIVE*. The timer can be configured to generate a WDT late interrupt event for as long as 2³² periods of the selected watchdog clock source. The WDT should not be enabled to generate WDT reset events in this use case.

21.2.2 Using the WDT as a Long-Interval Wake-Up Timer

The WDT can be used as a very long internal wake-up source from *SLEEP*. Additionally, the low power WDT can be used as a wake-up source from *SLEEP*, *LPM*, and *UPM*. The timer can be configured to generate a WDT wake-up event for as long as 2^{32} periods of the selected watchdog clock source.

21.3 WDT Feed Sequence

The WDT feed sequence protects the system against unintentional altering of the WDT count and unintentionally enabling or disabling the timer.

Two consecutive write instructions to the WDTn_RST.reset field are required to reset the WDTn_CNT.count = 0. Global interrupts should be disabled immediately before and re-enabled after the writes to ensure both writes to the WDTn_RST.reset field complete without interruption.

Analog Devices, Inc. Page 335 of 420



The feed sequence must also be performed immediately before enabling the WDT to prevent accidental triggering of the reset or interrupt as soon as the timer is enabled. There is no timed access window for these write operations; the operations can be separated by any length of time as long as they occur in the required sequence

- Disable interrupts.
- 2. In consecutive write operations:
 - a. Write WDTn RST.reset: 0xA5.
 - b. Write WDTn_RST.reset: 0x5A.
- 3. If desired, enable or disable the timer.
- 4. Re-enable interrupts.

21.4 WDT Events

Multiple events are supported, as shown in *Table 21-2*. The corresponding event flag is set when the event occurs.

Typically the system is configured such that the late interrupt events occur before the late reset events, and early interrupts occur when the feed sequence has the least error from the target time, before the early reset events.

The event flags are set even if the corresponding interrupt or reset enable flags regardless of the state of the corresponding enable fields. This includes the early interrupt and early event flags, even if WDTn_CTRL.win_en = 0.

Software must clear all event flags before enabling the timers.

Table 21-2: MAX78000 WDT Event Summary

Event	Condition	Local Interrupt Event Flag	Local Interrupt Event Enable
Early Interrupt	Feed sequence occurs while WDTn_CTRL.rst_early_val ≤ WDTn_CNT.count < WDTn_CTRL.int_early_val	WDTn_CTRL.int_early	WDTn_CTRL.wdt_int_en
Early Reset	WDTn_CTRL.win_en = 1 Feed sequence occurs while WDTn_CNT.count < WDTn_CTRL.rst_early_val WDTn_CTRL.win_en = 1	WDTn_CTRL.rst_early	WDTn_CTRL.wdt_rst_en
Interrupt Late	WDTn_CNT.count = WDTn_CTRL.int_late_val	WDTn_CTRL.int_late	WDTn_CTRL.wdt_int_en
Reset Late	WDTn_CNT.count = WDTn_CTRL.rst_late_val	WDTn_CTRL.rst_late	WDTn_CTRL.wdt_rst_en
Timer Enabled	$WDTn_CTRL.clkrdy$ 0 → 1	No event flags are set by a timer enabled event	

21.4.1 WDT Early Reset

The early reset event occurs if the software performs the WDT feed sequence while WDTn_CNT.count < WDTn_CTRL.rst_late_val threshold as shown in Table 21-2. Figure 21-2 shows the sequencing details associated with an early reset event.

Analog Devices, Inc. Page 336 of 420



EARLY INTERRUPT EVENT EARLY RESET EVENT VALID FEED SEQUENCE OCCURRING $t_{INT_EARLY} < WDTn_CNT.count$ FEED SEQUENCE OCCURRED FEED SEQUENCE OCCURRED $t_{RST_EARLY} < WDTn_CNT.count \le t_{INT_EARLY}$ $WDTn_CNT.count \le t_{RST_EARLY}$ WDTn_CTRL.int_e arly_val WDTn_CTRL.rst_early_val WDT ISR **EXECUTES RECOVERY** PROCEDURE 0x00000000 ISR PERFORMS FEED SEQUENCE AND REENABLES WDT FEED SEQUENCE ISR CLEARS EVENT FLAG WDTn_CTRL.int_early ISR DISABLES WIDT WDTn_CTRL.en WDTn_CTRL.rst_early TIMER REMAIN'S ENABLED AND WDT ASSERTS RESET COUNTING AFTER WDT RESET

Figure 21-2: WDT Early Interrupt and Reset Event Sequencing Details

The following occurs when a WDT early reset event occurs:

- 1. The hardware sets WDTn_CTRL.rst_early to 1.
- 2. The hardware initiates a system reset:
- 3. The hardware resets WDTn_CNT.count to 0x0000 0000 during the reset event.
- 4. The WDTn CTRL.en field is unaffected by a system reset. The WDT continues incrementing.
- 5. The WDTn_CTRL.rst_early field is unaffected by a system reset, allowing the software to determine an early reset event occurred.

21.4.2 WDT Early Interrupt

The early interrupt event occurs if the software performs the WDT feed sequence while WDTn_CTRL.rst_early_val \le WDTn_CNT.count \le WDTn_CTRL.int_early_val as shown in Table 21-2. Figure 21-2 shows the sequencing details associated with an early interrupt event, including the required functions performed by the WDT ISR.

The hardware performs the following when a WDT early interrupt event occurs:

- 1. The WDTn_CTRL.int_early field is set to 1.
- 2. An interrupt occurs if enabled.

21.4.3 WDT Late Reset

The late reset event occurs if the counter increments where WDTn_CNT.count is equal to the WDTn_CTRL.rst_late_val threshold, as shown in Table 21-2. Figure 21-3 shows the sequencing details associated with a late reset event.

Analog Devices, Inc. Page 337 of 420



WDTn_CTRL.rst_late_val ------LATE RESET EVENT $WDTn_CNT.count = t_{RST_LATE}$ VALID FEED SEQUENCE TIMING LATE INTERRUPT EVENT $WDTn_CNT.count = t_{INT_LATE}$ WDTn_CTRL.int_late_val WDT ISR **EXECUTES RECOVERY** PROCEDURE SEVERE ERROR CONDITION PREVENTS WDT ISR FEED SEQUENCE 0x00000000 ISR PERFORMS FEED SEQUENCE, ENABLES WDT BEFORE EXIT FEED SEQUENCE ISR CLEARS EVENT FLAG WDTn_CTRL.int_late ISR DISABLES WDT WDTn_CTRL.en WDT RESET WDTn_CTRL.rst_late WDT ASSERTS RESET

Figure 21-3: WDT Late Interrupt and Reset Event Sequencing Details

The following occurs when a WDT late reset event occurs:

- 1. The hardware sets WDTn_CTRL.rst_late to 1.
- 2. The hardware initiates a system reset:
- 3. The hardware resets WDTn CNT.count to 0x0000 0000 during the reset event.
- 4. The WDTn_CTRL.en field is unaffected by a system reset. The WDT continues incrementing.
- 5. The WDTn_CTRL.rst_late field is unaffected by a system reset.

21.4.4 WDT Late Interrupt

The late reset event occurs if the counter increments to the point where WDTn_CNT.count = WDTn_CTRL.int_late_val threshold, as shown in Table 21-2. Figure 21-3 shows the sequencing details associated with a late interrupt event, including the required functions performed by the WDT interrupt handler.

The following occurs when WDT late interrupt event occurs:

- 1. The hardware sets WDTn_CTRL.int_late to 1.
- 2. The hardware initiates an interrupt if enabled.

Analog Devices, Inc. Page 338 of 420



21.5 Initializing the WDT

The full procedure for configuring the WDT is shown below:

- 1. Execute the WDT feed sequence and disable the WDT:
 - a. Disable global interrupts
 - b. Write WDTn_RST.reset to 0xA5.
 - c. Write WDTn RST.reset to 0x5A. Hardware will reset WDTn CNT.count = 0x0000 0000.
 - d. Set WDTn CTRL.en to 0 to disable the WDT.
- 2. Verify the peripheral is disabled before proceeding:
 - a. Poll WDTn_CTRL.clkrdy until it reads 1, or
 - b. Set WDTn_CTRL.clkrdy_ie = 1 to generate a WDT enabled interrupt event.
- 3. Re-enable global interrupts.
- 4. Configure WDTn CLKSEL.source to select the clock source.
- 5. Configure the traditional/legacy thresholds:
 - a. Configure WDTn_CTRL.int_late_val to the desired threshold for the WDT late interrupt event.
 - b. Configure WDTn CTRL.rst late val to the desired threshold for the WDT late reset event.
- 6. If using the optional windowed WDT feature:
 - a. Set WDTn_CTRL.win_en = 1 to enable the windowed WDT feature.
 - b. Configure WDTn_CTRL.int_early_val to the desired threshold for the WDT early interrupt event.
 - c. Configure WDTn CTRL.rst early val to the desired threshold for the WDT early reset event.
 - d. Set WDTn_CTRL.wdt_int_en to generate an interrupt when a WDT late interrupt event occurs. If WDTn_CTRL.win_en = 1, an interrupt is generated by a WDT late interrupt event and a WDT early interrupt event.
 - e. Set WDTn_CTRL.wdt_rst_en to generate an interrupt when a WDT late reset event occurs. If WDTn_CTRL.win_en = 1, an interrupt is generated by a WDT late reset event and a WDT early reset event.
- 7. Execute the WDT feed sequence and enable the WDT:
 - a. Disable global interrupts
 - b. Write WDTn RST.reset to 0xA5.
 - c. Write WDTn_RST.reset to 0x5A. Hardware will reset WDTn_CNT.count = 0x0000 0000.
 - d. Set WDTn CTRL.en to 1 to enable the WDT.
- 8. Verify the peripheral is enabled before proceeding:
 - a. Poll WDTn_CTRL.clkrdy until it reads 1, or
 - b. Set WDTn_CTRL.clkrdy_ie = 1 to generate a WDT enabled event interrupt.
- 9. Re-enable global interrupts.

21.6 Resets

The WDT is a critical safety feature, and most of the fields are set on POR or system reset events only.

21.7 Registers

See *Table 3-3* for the base address of this peripheral/module. If multiple instances of the peripheral are provided, each instance has its own independent set of the registers shown in *Table 21-3*. Register names for a specific instance are defined by replacing "n" with the instance number. As an example, a register PERIPHERALn_CTRL resolves to PERIPHERALO_CTRL and PERIPHERAL1_CTRL for instances 0 and 1, respectively.

Analog Devices, Inc. Page 339 of 420



See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Table 21-3: WDT Register Summary

Offset	Register	Name
[0x0000]	WDTn_CTRL	WDT Control Register
[0x0004]	WDTn_RST	WDT Reset Register
[0x0008]	WDTn_CLKSEL	WDT Clock Select Register
[0x000C]	WDTn_CNT	WDT Count Register

21.7.1 Register Details

Table 21-4: WDT Control Register

WDT C	ontrol			WDTn_CTRL	[0x0000]	
Bits	Name	Access	Reset	Description		
31	rst_late	R/W	0	Reset Late Event A watchdog reset event occurred after the time specified in WDTn_CTRL.rst_late_val. This flag is set even if WDTn_CTRL.win_en = 0 or WDTn_CTRL.wdt_rst_en = 0. The software has to clear the flag appropriately in case of carried-over flags from prior operations. 0: Normal operation		
				1: Watchdog reset occurred after WDTn_C	CTRL.rst_early_val.	
30	rst_early	R/W	0	Reset Early Event A watchdog reset event occurred before the time specified in WDTn_CTRL.rst_early_val. This flag is set even if WDTn_CTRL.win_en = 0 or WDTn_CTRL.wdt_rst_en = 0. The software has to clear the flag appropriately in case of carried-over flags from prior operations.		
				0: Normal operation 1: Watchdog reset occurred before WDTn_CTRL.rst_early_val.		
29	win_en	R/W	0	Window Function Enable		
				O: Disabled. WDT recognizes interrupt late implementations. 1: Enabled	and reset late events, supporting legacy	
28	clkrdy	R	0	Clock Status		
				This field is cleared by the hardware when so WDTn_CTRL.en. The hardware sets the field enable or disable state completes.		
				0: WDT clock is off. 1: WDT clock is on.		
27	clkrdy_ie	R/W	0	Clock Switch Ready Interrupt Enable		
				This interrupt prevents the software from near the time. When <i>WDTn_CTRL.clkrdy</i> goes from the transition is complete.	- ,	
				0: Disabled 1: Enabled		
26:24	-	RO	0	Reserved		

Analog Devices, Inc. Page 340 of 420



WDT C	ontrol			WDTn_CTRL	[0x0000]
Bits	Name	Access	Reset	Description	
23:20	rst_early_val	R/W	0	Reset Early Event Threshold 0x0: 2 ³¹ × t _{WDTCLK} 0x1: 2 ³⁰ × t _{WDTCLK} 0x2: 2 ²⁹ × t _{WDTCLK} 0x3: 2 ²⁸ × t _{WDTCLK} 0x4: 2 ²⁷ × t _{WDTCLK} 0x5: 2 ²⁶ × t _{WDTCLK} 0x6: 2 ²⁵ × t _{WDTCLK} 0x7: 2 ²⁴ × t _{WDTCLK} 0x8: 2 ²³ × t _{WDTCLK} 0x9: 2 ²² × t _{WDTCLK} 0x9: 2 ²² × t _{WDTCLK} 0xA: 2 ²¹ × t _{WDTCLK} 0xB: 2 ²⁰ × t _{WDTCLK} 0xC: 2 ¹⁹ × t _{WDTCLK} 0xC: 2 ¹⁹ × t _{WDTCLK} 0xC: 2 ¹⁹ × t _{WDTCLK} 0xE: 2 ¹⁷ × t _{WDTCLK} 0xF: 2 ¹⁶ × t _{WDTCLK}	(WDTn_CTRL.en = 0) before changing this
19:16	int_early_val	R/W	0	field. Interrupt Early Event Threshold $0x0: 2^{31} \times t_{WDTCLK}$ $0x1: 2^{30} \times t_{WDTCLK}$ $0x2: 2^{29} \times t_{WDTCLK}$ $0x3: 2^{28} \times t_{WDTCLK}$ $0x4: 2^{27} \times t_{WDTCLK}$ $0x5: 2^{26} \times t_{WDTCLK}$ $0x6: 2^{25} \times t_{WDTCLK}$ $0x7: 2^{24} \times t_{WDTCLK}$ $0x8: 2^{23} \times t_{WDTCLK}$ $0x9: 2^{22} \times t_{WDTCLK}$ $0x9: 2^{22} \times t_{WDTCLK}$ $0x4: 2^{21} \times t_{WDTCLK}$ $0x6: 2^{20} \times t_{WDTCLK}$ $0x6: 2^{20} \times t_{WDTCLK}$ $0x7: 2^{20} \times t_{WDTCLK}$ $0x8: 2^{20} \times t_{WDTCLK}$ $0x8: 2^{20} \times t_{WDTCLK}$ $0x8: 2^{21} \times t_{WDTCLK}$ $0x8: 2$	
15:13	-	RO	0	field. Reserved	
12	int_early	R/W	0	Interrupt Early Flag A feed sequence occurred earlier than the ti WDTn_CTRL.int_early_val field. This flag will 0: No interrupt event 1: Interrupt event occurred. Generates a V WDTn_CTRL.wdt_int_en = 1.	be set even if WDTn_CTRL.win_en = 0.
11	wdt_rst_en	R/W	0	WDT Reset Enable 0: Disabled 1: Enabled	
10	wdt_int_en	R/W	0	WDT Interrupt Enable 0: Disabled 1: Enabled	

Analog Devices, Inc. Page 341 of 420



WDT C	ontrol			WDTn_CTRL	[0x0000]
Bits	Name	Access	Reset	Description	
9	int_late	R/W	0	Interrupt Late Flag A watchdog feed sequence did not occur before the time determined by the WDTn_CTRL.int_late_val field. O: No interrupt event. 1: Interrupt event occurred. Note: A WDT interrupt is generated if the WDT interrupt is enabled (WDTn_CTRL.wdt_int_en = 1).	
8	en	R/W	0	WDT Enable	
				This field enables/disables the WDT periphe while the WDT is disabled. The WDT feed se before any change to this field.	
				0: Disabled 1: Enabled	
7:4	rst_late_val	R/W	0	Reset Late Event Threshold 0x0: 2 ³¹ × t _{WDTCLK} 0x1: 2 ³⁰ × t _{WDTCLK} 0x2: 2 ²⁹ × t _{WDTCLK} 0x3: 2 ²⁸ × t _{WDTCLK} 0x4: 2 ²⁷ × t _{WDTCLK} 0x5: 2 ²⁶ × t _{WDTCLK} 0x6: 2 ²⁵ × t _{WDTCLK} 0x7: 2 ²⁴ × t _{WDTCLK} 0x8: 2 ²³ × t _{WDTCLK} 0x8: 2 ²³ × t _{WDTCLK} 0x9: 2 ²² × t _{WDTCLK} 0xA: 2 ²¹ × t _{WDTCLK} 0xB: 2 ²⁰ × t _{WDTCLK} 0xB: 2 ²⁰ × t _{WDTCLK} 0xC: 2 ¹⁹ × t _{WDTCLK} 0xC: 2 ¹⁸ × t _{WDTCLK} 0xF: 2 ¹⁶ × t _{WDTCLK} 0xF: 2 ¹⁶ × t _{WDTCLK}	
3:0	int_late_val	R/W	0	field. Interrupt Late Event Threshold 0x0: 2 ³¹ × t _{WDTCLK} 0x1: 2 ³⁰ × t _{WDTCLK} 0x2: 2 ²⁹ × t _{WDTCLK} 0x3: 2 ²⁸ × t _{WDTCLK} 0x4: 2 ²⁷ × t _{WDTCLK} 0x5: 2 ²⁶ × t _{WDTCLK} 0x6: 2 ²⁵ × t _{WDTCLK} 0x7: 2 ²⁴ × t _{WDTCLK} 0x8: 2 ²³ × t _{WDTCLK} 0x9: 2 ²² × t _{WDTCLK} 0x9: 2 ²² × t _{WDTCLK} 0xA: 2 ²¹ × t _{WDTCLK} 0xB: 2 ²⁰ × t _{WDTCLK} 0xC: 2 ¹⁹ × t _{WDTCLK} 0xC: 2 ¹⁹ × t _{WDTCLK} 0xC: 2 ¹⁸ × t _{WDTCLK} 0xE: 2 ¹⁷ × t _{WDTCLK} 0xE: 2 ¹⁷ × t _{WDTCLK} 0xE: 2 ¹⁶ × t _{WDTCLK} 0xE: 2 ¹⁶ × t _{WDTCLK} 0xF: 2 ¹⁶ × t _{WDTCLK} Note: The watchdog timer must be disabled (WDTn_CTRL.en = 0) before changing this field.	

Analog Devices, Inc. Page 342 of 420



Table 21-5: WDT Reset Register

WDT Res	set			WDTn_RST	[0x0004]
Bits	Name	Access	Reset	Description	
31:8	•	RO	0	Reserved	
7:0	reset	R/W	0 +	Reset Watchdog Timer Count	
				Writing the WDT feed sequence, in two consecutive write instructions, to this register resets the internal counter to 0x0000 0000. Perform the following steps to perform a WDT feed sequence:	
				1. Write WDTn_RST.reset = 0xA5 2. Write WDTn_RST.reset = 0x5A	
				Writes to the WDTn_CTRL.en field, which enable or disable the WDT, must be the nex instruction following the WDT feed sequence.	
				[†] Note: This field is set to 0 on a POR and is n	ot affected by any other form of reset.

Table 21-6: WDT Clock Source Select Register

WDT Clo	ck Source Sele	ect		WDTn_CLKSEL	[0x0008]
Bits	Name	Access	Reset	Description	
31:3	-	RO	0	Reserved	
2:0	source	R/W	0,	Clock Source Select See Table 21-1 for available clock options. 0: CLK0 1: CLK1 2: CLK2 3: CLK3 4: CLK4 5: CLK5 6: CLK6 7: CLK7	naffected by other resets.
				Note: The watchdog timer must be disabled field.	(WDTn_CTRL.en = 0) before changing this

Table 21-7: WDT Count Register

WDT Count				WDTn_CNT	[0x000C]	
Bits	Name	Access	Reset	Description		
31:0	count	R	0	WDT Counter This field is a mirror of the watch dog timer! This register is reset by a system reset, as we Note: The watchdog timer must be disabled field.	ell as the watchdog feeding sequence.	

Analog Devices, Inc. Page 343 of 420



22. Pulse Train Engine (PT)

Each independent pulse train engine operates either in square wave mode, which generates a continuous 50% duty-cycle square wave, or pulse train mode, which generates a continuous programmed bit pattern from 2-bits to 32-bits in length. Pulse train engines are used independently or may be synchronized together to generate signals in unison. The frequency of each generated output can be set separately based on a divisor of the peripheral clock.

22.1 Instances

The device provides four instances of the pulse train engine peripheral.

PT0 to PT3

All peripheral registers share a common register set.

22.2 Features

The pulse train outputs with individually programmable modes, patterns, and output enables. The pulse train engine uses the PCLK, ensuring all pulse train outputs use the same clock source. The pulse trains support the following features:

- Independent or synchronous pulse train output operation
- Atomic enable and atomic disable.
- Synchronous enable or disable of pulse train output(s) without modification to non-intended pulse train outputs.
- Multiple output modes:
 - Square wave output mode generates a repeating square wave (50% duty cycle).
 - Pattern output mode for generating a customizable output wave based on a programmable bit pattern from 2 to 32 output cycles.
- Global clock for all generated outputs
- Individual rate configuration for each pulse train output
- Configuration registers are modifiable while the pulse train engine is running.
- Pulse train outputs can be halted and resumed at the same point.

22.3 Engine

The pulse train engine uses the PCLK as the peripheral input clock. Each pulse train output is individually configurable and independently controlled.

The following sections describe the available configuration options for each individual pulse train output.

22.3.1 Pulse Train Output Modes

Each pulse train output supports the following modes:

- Pulse train mode
- Bit pattern length
- Square wave mode

Analog Devices, Inc. Page 344 of 420



22.3.1.1 Pulse Train Mode

When pulse train *n* (*PTn*) is configured in pulse train mode, the configuration also includes the bit length (up to 32-bits) of the custom pulse train. This is configured using the 5-bit field *PTn_RATE_LENGTH.mode* as follows:

```
PTn_RATE_LENGTH.mode = 1:
    PTn configured in square wave mode.
PTn_RATE_LENGTH.mode > 1:
    PTn is configured in pulse train mode. The value of the mode field is the pattern bit length.
PTn_RATE_LENGTH.mode = 0:
    PTn configured for pulse train mode (32-bit pattern).
```

22.3.1.2 In Pulse Train Mode, Set the Bit Pattern

If an output is set to pulse train mode, configure a custom bit pattern from 2- to 32-bits in length in the 32-bit register *PTn_TRAIN*. The pattern is shifted out LSB first. If the output is configured in square wave mode, then the *PTn_TRAIN* register is ignored.

```
Equation 22-1: Pulse Train Mode Output Function PTn\_TRAIN = [Bit\ pattern\ for\ PTn]
```

22.3.1.3 Synchronize Two or More Outputs, if Needed

The write-only register *PTG_RESYNC* "PT Global Resync" allows two or more outputs to be reset and synchronized. Write to any bit in *PTG_RESYNC* to simultaneously reset any outputs in pulse train mode to the beginning of the pattern (the LSB) set in the *PTn_TRAIN* bit-pattern register, and reset the output to 0 for outputs in square wave mode.

22.3.1.4 Pulse Train Loop Mode

By default, a pulse train engine runs indefinitely until the software disables it.

A pulse train engine can be configured to repeat its pattern a specified number of times, referred to as loop mode. To select loop mode, write a non-zero value to the 16-bit field *PTn_LOOP.count*. When the pulse train engine is enabled, this field decrements by 1 each time a complete pattern is shifted through the output pin. When the count reaches 0, the output is halted, and the corresponding flag in the *PTG_INTFL* register is set.

22.3.1.5 Pulse Train Loop Delay

If the pulse train is configured in loop mode, a delay can be inserted after each repeated output pattern. Write the 12-bit field *PTn_LOOP.delay* with the number of PCLK cycles to delay between the MSB of the last pattern to the LSB of the next pattern to enable a delay. During this delay, the output is held at the MSB of the last pattern. If the loop counter has not reached 0, then it is decremented when the next pattern starts.

22.3.1.6 Pulse Train Automatic Restart Mode

When an engine in pulse train mode is in loop mode and stops when the loop count reaches 0, this is called a stop event. A stop event can optionally trigger one or more pulse trains to restart from the beginning. This is called automatic restart mode. While only pulse train engines operating in pulse train mode can operate in loop mode and can optionally restart a pulse train engine, automatic restart mode can trigger pulse train engines operating in pulse train mode or square wave mode.

If another pulse train's stop event triggers a running pulse train engine, automatic restart restarts the running pulse train engine from the beginning of its pattern. If another pulse train's stop event triggers a pulse train engine, and it is not running, automatic restart sets the enable bit to 1 and starts the pulse train engine.

The settings for this mode are contained in the PTn_RESTART register for each pulse train engine.

Analog Devices, Inc. Page 345 of 420



Note: The configuration for automatic restart is set using the pulse train engine(s) triggered by the automatic restart, not the pulse train engine(s) that trigger the automatic restart. For example, the PT8_RESTART register configures which pulse train engine triggers PT8 to restart.

Each pulse train engine can be configured to perform an automatic restart when it detects a stop event from one or two pulse trains.

If $PTn_RESTART.on_pt_x_loop_exit = 1$, then pulse train engine n automatically restarts when it detects a stop event from pulse train x, where x is the value in the 5-bit field $PTn_RESTART.pt_x_select$.

If PTn_RESTART.on_pt_y_loop_exit = 1, then pulse train engine n automatically restarts when it detects a stop event from pulse train y, where y is the value in 5-bit field PTn_RESTART.pt_y_select.

A pulse train engine can be configured to restart on its stop event, allowing the pulse train to run indefinitely.

Each individual pulse train can be configured for:

- No automatic restart.
- Automatic restart triggered by a stop event from pulse train x only.
- Automatic restart triggered by a stop event from pulse train y only.
- Automatic restart triggered by a stop event from both pulse train x and pulse train y

22.4 Enabling and Disabling a Pulse Train Output

The *PTG_ENABLE* register is used to enable and disable each of the individual pulse train outputs. Enable a given pulse train output by setting the respective bit in the *PTG_ENABLE* register. Halt a pulse train output by clearing the respective bit in the *PTG_ENABLE* register.

Note: Before changing a pulse train output's configuration, the corresponding pulse train output should be halted to prevent unexpected behavior.

22.5 Atomic Pulse Train Output Enable and Disable

Deterministic enable and disable operations are critical for pulse train outputs that must be synchronized in an application. The *PTG_ENABLE* register does not perform atomic access directly. Atomic operations are supported using the registers *PTG_SAFE_EN*, *PTG_SAFE_DIS*.

For most pulse train peripherals, enabling and disabling individual pulse trains is performed by setting and clearing bits in the global enable/disable register, which for this peripheral is *PTG_ENABLE*. For most Arm Cortex-M microcontrollers, this is usually done by bit banding. Because bit banding performs a read, modify, write (RMW), some pulse trains could start and end during the RMW operation, often with unpredictable results.

Two additional registers are used to enable and disable the outputs to ensure safe and predictable operation.

22.5.1 Pulse Train Atomic Enable

PTG_SAFE_EN "Global Safe Enable" is a write-only register. To safely enable outputs without a read/modify/write, write a 32-bit value to this register with a 1 in the bit positions corresponding to the pulse train engines to be enabled. This immediately sets to 1 the corresponding bits in the PTG_ENABLE register to 1, enabling the corresponding pulse train engine. Writing a 0 to any bit position in the PTG_SAFE_EN register does not affect the state of the corresponding pulse train enable bit. If the corresponding pulse train engine is already enabled and running, writing a 1 to that bit position in the PTG_SAFE_EN register has no effect.

22.5.2 Pulse Train Atomic Disable

PTG_SAFE_DIS "Global Safe Disable" is a write-only register for disabling a pulse train engine without performing a read/modify/write. To safely disable pulse train engines, write a 32-bit value to this register with a 1 in the bit positions corresponding to the pulse train engines to be disabled. This immediately clears to 0 the corresponding bits in PTG_ENABLE,

Analog Devices, Inc. Page 346 of 420



which disables the corresponding pulse train engines. Writing a 0 to any bit position in the *PTG_SAFE_DIS* register does not affect the state of the corresponding pulse train enable bit.

Bit banding is not supported for the *PTG_ENABLE*, *PTG_SAFE_EN*, and *PTG_SAFE_DIS* registers and can have unpredictable results.

22.6 Halt and Disable

Once a pulse train engine is enabled and running, it continues to run until one of the following events stops the output:

- The corresponding enable bit in the PTG_ENABLE register is cleared to 0 to halt the output.
- A 1 is written to the corresponding disable bit in the PTG_SAFE_DIS register to halt the output.
- The corresponding resync bit in the PTG RESYNC register is cleared to 0 to halt and reset the output.
- *PTn_LOOP* was initialized to a non-zero value, and the loop count has reached 0 (this does not affect square wave mode; it only applies to pulse train mode).

When a pulse train is halted, the corresponding enable bit in PTG_ENABLE is automatically cleared to 0.

22.7 Interrupts

Each pulse train can generate an interrupt only if it is configured in pulse train mode, and the loop counter *PTG_SAFE_DIS* was initialized to a non-zero number. When *PTG_SAFE_DIS* counts down to 0, the corresponding status flag in the *PTG_INTEL* register is set. If the corresponding interrupt enable bit in the *PTG_INTEN* register is set, the event also generates an interrupt.

22.8 Registers

See *Table 3-3* for the base address of this peripheral/module. If multiple instances of the peripheral are provided, each instance has its own independent set of the registers shown in *Table 22-1*. Register names for a specific instance are defined by replacing "n" with the instance number. As an example, a register PERIPHERALn_CTRL resolves to PERIPHERALO_CTRL and PERIPHERAL1_CTRL for instances 0 and 1, respectively.

See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Table 22-1: Pulse Train Engine Register Summary

Offset	Register	Description
[0x0000]	PTG_ENABLE	PT Global Enable/Disable Control
[0x0004]	PTG_RESYNC	PT Global Resync
[0x0008]	PTG_INTFL	PT Stopped Global Status Flags
[0x000C]	PTG_INTEN	PT Global Interrupt Enable
[0x0010]	PTG_SAFE_EN	PT Global Safe Enable
[0x0014]	PTG_SAFE_DIS	PT Global Safe Disable
[0x0020]	PTn_RATE_LENGTH	PTn Configuration
[0x0024]	PTn_TRAIN	PTn Pulse Train Mode Bit Pattern
[0x0028]	PTn_LOOP	PTn Loop Control
[0x002C]	PTn_RESTART	PTn Automatic Restart
[0x0030]	PTn_RATE_LENGTH	PTn Configuration
[0x0034]	PTn_TRAIN	PT1 Pulse Train Mode Bit Pattern
[0x0038]	PTn_LOOP	PT1 Loop Control
[0x003C]	PTn_RESTART	PT1 Automatic Restart

Analog Devices, Inc. Page 347 of 420



Offset	Register	Description
[0x0040]	PTn_RATE_LENGTH	PT2 Configuration
[0x0044]	PTn_TRAIN	PT2 Pulse Train Mode Bit Pattern
[0x0048]	PTn_LOOP	PT2 Loop Control
[0x004C]	PTn_RESTART	PT2 Automatic Restart
[0x0050]	PTn_RATE_LENGTH	PT3 Configuration
[0x0054]	PTn_TRAIN	PT3 Pulse Train Mode Bit Pattern
[0x0058]	PTn_LOOP	PT3 Loop Control
[0x005C]	PTn_RESTART	PT3 Automatic Restart

22.8.1 Register Details

22.8.1.1 Pulse Train Engine Global Enable/Disable Register

This register enables each of the individual pulse trains. Write a 1 to the individual pulse train enable bits to enable the corresponding pulse train. When, for a given pulse train, the *PTn_LOOP.count* loop counter is set to a non-zero number, when the loop counter reaches zero, then the given pulse train engine stops, and the corresponding enable bit in this register is cleared by hardware.

Table 22-2: Pulse Train Engine Global Enable/Disable Register

PT Globa	l Enable/Disable	Control		PTG_ENABLE	[0x0000]
Bits	Field	Access	Reset	Description	
31:4	-	RO	0	Reserved	
3	pt3	R/W	0	Enable PT3	
				0: Disabled 1: Enabled	
				Note: Disabling an active pulse train halts the o	output and does not generate a stop event.
2	pt2	R/W	0	Enable PT2	
				0: Disabled 1: Enabled	
				Note: Disabling an active pulse train halts the d	output and does not generate a stop event.
1	pt1	R/W	0	Enable PT1	
				0: Disabled 1: Enabled	
				Note: Disabling an active pulse train halts the d	output and does not generate a stop event.
0	pt0	R/W	0	Enable PT0	
				0: Disabled 1: Enabled	
				Note: Disabling an active pulse train halts the o	output ana aoes not generate a stop event.

Table 22-3: Pulse Train Engine Resync Register

PT Resync Register				PTG_RESYNC [0x0004]	
Bits	Field	Access	Reset	Description	
31:4	-	RO	0	Reserved	

Analog Devices, Inc. Page 348 of 420



PT Resync	Register			PTG_RESYNC	[0x0004]
Bits	Field	Access	Reset	Description	
3	pt3	WO	-	Resync Control for PT3	
				Write 1 to reset the output of the pulse train. For pulse train mode, the output is restarted to the beginning of the output pattern. For square wave mode, the output is reset to 0. Setting multiple bits simultaneously in this register synchronizes the set outputs.	
				1: Reset/restart the pulse train 0: No effect	
				Note: Writing 1 has no effect if the correspon	ding pulse train is disabled.
2	pt2	WO	-	Resync Control for PT2	
				Write 1 to reset the output of the pulse train. For pulse train mode, the output is restarted to the beginning of the output pattern. For square wave mode, the output is reset to 0. Setting multiple bits simultaneously in this register synchronizes the set outputs.	
				1: Reset/restart the pulse train 0: No effect	,
				Note: Writing 1 has no effect if the correspon	ding pulse train is disabled.
1	pt1	WO	-	Resync Control for PT1	
				Write 1 to reset the output of the pulse train. restarted to the beginning of the output pattereset to 0. Setting multiple bits simultaneously in this re	ern. For square wave mode, the output is
				1: Reset/restart the pulse train 0: No effect	
				Note: Writing 1 has no effect if the correspon	ding pulse train is disabled.
0	pt0	WO	-	Resync Control for PT0	
				Write 1 to reset the output of the pulse train. restarted to the beginning of the output pattereset to 0. Setting multiple bits simultaneously in this re	ern. For square wave mode, the output is
				1: Reset/restart the pulse train 0: No effect	
				Note: Writing 1 has no effect if the correspon	ding pulse train is disabled.

Table 22-4: Pulse Train Engine Stopped Interrupt Flag Register

PT Stopped Interrupt Flag Register				PTG_INTFL	[0x0008]
Bits	Field	Access	Reset	Description Description	
31:4	-	RO	0	Reserved	
3	pt3	R/W1C	0	PT3 Stopped Status Flag	
				This bit is set to 1 by hardware when the corresponding pulse train is in pulse train mode and the loop counter reaches 0. In square wave mode, this field is not used. Write 1 to clear.	
				1: Pulse Train is stopped.	
2	pt2	R/W1C	0	PT2 Stopped Status Flag	
				This bit is set to 1 by hardware when the corn mode and the loop counter reaches 0. In squ Write 1 to clear.	
				1: Pulse Train is stopped.	

Analog Devices, Inc. Page 349 of 420



PT Stopped Interrupt Flag Register			PTG_INTFL [0x0008]		
Bits	Field	Access	Reset	Description	
1	pt1	R/W1C	0	PT1 Stopped Status Flag	
				This bit is set to 1 by hardware when the corn mode and the loop counter reaches 0. In squ Write 1 to clear.	
				1: Pulse Train is stopped.	
0	pt0	R/W1C	0	PTO Stopped Status Flag	
				This bit is set to 1 by hardware when the corn mode and the loop counter reaches 0. In squ Write 1 to clear.	
				1: Pulse Train is stopped.	

Table 22-5: Pulse Train Engine Interrupt Enable Register

PT Interrupt Enable Register			PTG_INTEN [0x0000		
Bits	Field	Access	Reset	Description	
31:4	-	RO	0	Reserved	
3	pt3	R/W	0	PT3 Interrupt Enable	
				Write 1 to enable the interrupt for the correspTG_INTFL register.	sponding PT when the flag is set in the
				0: Disabled. 1: Enabled.	
2	pt2	R/W	0	PT2 Interrupt Enable	
				Write 1 to enable the interrupt for the correspTG_INTFL register.	sponding PT when the flag is set in the
				0: Disabled. 1: Enabled.	
1	pt1	R/W	0	PT1 Interrupt Enable	
				Write 1 to enable the interrupt for the correspTG_INTFL register.	sponding PT when the flag is set in the
				0: Disabled. 1: Enabled.	
0	pt0	R/W	0	PT0 Interrupt Enable	
				Write 1 to enable the interrupt for the correspTG_INTFL register.	sponding PT when the flag is set in the
				0: Disabled. 1: Enabled.	

22.8.1.2 Pulse Train Engine Safe Enable Register

A 32-bit value written to this register performs an immediate binary OR with the contents of *PTG_ENABLE*. The result is immediately stored in the *PTG_ENABLE*.

Table 22-6: Pulse Train Engine Safe Enable Register

Pulse Trai	Pulse Train Engine Safe Enable Register			PTG_SAFE_EN	[0x0010]
Bits	Field	Access	Reset	Description	
31:4	-	RO	0	Reserved	

Analog Devices, Inc. Page 350 of 420



Pulse Trai	Pulse Train Engine Safe Enable Register		ster	PTG_SAFE_EN	[0x0010]
Bits	Field	Access	Reset	Description	
3	pt3	WO	-	Safe Enable Control for PT3	
				Writing a 1 sets PTG_ENABLE.enable_pt3.	
				Enable corresponding pulse train O: No effect	
2	pt2	wo	-	Safe Enable Control for PT2	
				Writing a 1 sets PTG_ENABLE.enable_pt2.	
				1: Enable corresponding pulse train 0: No effect	
1	pt1	WO	-	Safe Enable Control for PT1	
				Writing a 1 sets PTG_ENABLE.enable_pt1.	
				Enable corresponding pulse train O: No effect	
0	pt0	WO	-	Safe Enable Control for PT0	
				Writing a 1 sets PTG_ENABLE.enable_pt0.	
				Enable corresponding pulse train O: No effect	

22.8.1.3 Pulse Train Engine Safe Disable Register

A 32-bit value written to this register performs an immediate binary OR with the contents of *PTG_ENABLE*. The result is immediately stored in the *PTG_ENABLE*.

Table 22-7: Pulse Train Engine Safe Disable Register

Pulse Tra	Pulse Train Engine Safe Disable Register			PTG_SAFE_DIS	[0x0014]
Bits	Field	Access	Reset	Description	
31:4	-	RO	0	Reserved	
3	pt3	WO	-	Safe Disable Control for PT3	
				Writing a 1 clears PTG_ENABLE.enable_pt3.	
				1: Disable corresponding pulse train 0: No effect	
2	pt2	WO	-	Safe Disable Control for PT2	
				Writing a 1 clears PTG_ENABLE.enable_pt2.	
				Disable corresponding pulse train No effect	
1	pt1	WO	-	Safe Disable Control for PT1	
				Writing a 1 clears PTG_ENABLE.enable_pt1.	
				Disable corresponding pulse train No effect	
0	pt0	WO	-	Safe Disable Control for PT0	
				Writing a 1 clears PTG_ENABLE.enable_pt0.	
				Disable corresponding pulse train No effect	

Analog Devices, Inc. Page 351 of 420



22.8.1.4 Pulse Train Registers

Table 22-8: Pulse Train Engine Configuration Register

Pulse Tra	ain <i>n</i> Configura	tion Regi	ster	PTn_RA	TE_LENGTH	[0x0020]
Bits	Field	Access	Reset	Description		
31:27	mode	R/W	1	Square Wave or Pulse Train Output Mode		
				nis field selects either p	ulse train mode with lengt	h or square wave mode.
				0: Pulse train mode, 32	-bits long	
				1: Square wave mode		
				2: Pulse train mode, 2-		
				3: Pulse train mode, 3- :	bits long	
				31: Pulse train mode, 3	1-bits long	
				ote: If this field is set to	1 square wave mode, the	PTn_TRAIN register is not used.
26:0	rate_control	R/W	0	Pulse Train Enable and Rate Control		
					0 disables the PTn. For all	es state by setting the divisor of the PT other values, the following equation is
				$f_{PTn} = \frac{f_{PTE_CLK}}{rate_control}$	\overline{bl}	
				0: Output halted		
				$1: f_{PTn} = f_{PTE_CLK}$		
				$2: f_{PTn} = \frac{f_{PTE_CLK}}{2}$		
				$3: f_{PTn} = \frac{f_{PTE_CLK}}{3}$		

Analog Devices, Inc. Page 352 of 420



Table 22-9: Pulse Train Mode Bit Pattern Register

Pulse Train Mode Bit Pattern				PTn_TRAIN [0x0024]	
Bits	Field	Access	Reset	t Description	
31:0	-	R/W	0	Pulse Train Mode Bit Pattern Write the repeating bit pattern that is shifted train mode. Set the bit pattern length with the Note: This register is ignored in square wave Note: 0x0000 0000 and 0x0001 0000 are invited.	e PTn_RATE_LENGTH.mode field. mode.

Table 22-10: Pulse Train n Loop Configuration Register

Pulse Train Loop Configuration				PTn_LOOP [0x0028]		
Bits	Field	Access	Reset	Description		
31:28	-	RO	0	Reserved		
27:16	delay	R/W	0	Pulse Train Delay Between Loops Sets the delay in the number of PCLK cycles, that the output pauses between loops. The PTn_LOOP.count is decremented after the delay. Note: This field is ignored if software writes 0 to the PTn_LOOP.count field.		
15:0	count	R/W	0	Pulse Train Loop Countdown Sets the number of times a pulse train pattern is r Reading this field returns the number of loops ren When this field counts down to zero, the correspo Writing this field to 0 to repeat the pulse train pat Note: This field is ignored in square wave mode.	naining. onding <i>PTG_INTFL</i> flag is set.	

Table 22-11: Pulse Train n Automatic Restart Configuration Register

Pulse Tra	ain Automatic Restart	Configura	tion	PTn_RESTART	[0x002C]
Bits	Field	Access	Reset	Description	
31:16	-	RO	0	Reserved	
15	on_pt_y_loop_exit	R/W	0	Enable Automatic Restart for This Pu	lse Train on PTy Stop Event
				O: Disable automatic restart 1: When PTy has a stop event, automatically restart this pulse train from the beginning of its pattern.	
14:11	-	RO	0	Reserved	
12:8	pt_y_select	R/W	0	Select PTy	
				Select the pulse train number to be as pulse train mode.	ssociated with PTy. This engine must be in
				0b00000: PT0	
				0b00001: PT1 0b00010: PT2	
				0b00011: PT3	
		- 6		0b00100 - 0b11111: Reserved	
7	on_pt_x_loop_exit	R/W	0	Enable Automatic Restart for this Pul	se Train on a <i>PTn</i> Stop Event
				0: Disable automatic restart	weather!!
				beginning of its pattern.	matically restart the pulse train from the
6:5	-	RO	0	Reserved	

Analog Devices, Inc. Page 353 of 420



Pulse Train Automatic Restart Configuration				PTn_RESTART	[0x002C]	
Bits	Field	Access	Reset	Description		
4:0	pt_x_select	R/W	0	Select PTn	Select PTn	
				Select the pulse train number to be associated with <i>PTn</i> . This engine must be in pulse train mode.		
				0b00000: PT0		
				0b00001: PT1		
				0b00010: PT2		
				0b00011: PT3		
				0b00100-0b1xxxx: Reserved		

Analog Devices, Inc. Page 354 of 420



23. Cyclic Redundancy Check (CRC)

The CRC engine performs CRC calculations on data passed into the CRC_DATAIN register.

The features include:

- User-definable polynomials up to x³² (33 terms)
- DMA support
- Supports automatic byte swap of data input and CRC output
- Supports big-endian or little-endian data input and calculated output
- Supports input reflection

An *n*-bit CRC can detect the following types of errors:

- Single-bit errors.
- Two bit errors for block lengths less than 2^k where k is the order of the longest irreducible factor of the polynomial.
- Odd numbers of errors for polynomials with the parity polynomial (x+1) as one of its factors (polynomials with an even number of terms)
- Burst errors less than *n*-bits.

In general, all but 1 out of 2^n errors are detected:

- 99.998% for a 16-bit CRC.
- 99.99999998% for a 32-bit CRC.

23.1 Instances

Instances of the peripheral are listed in Table 23-1.

Table 23-1: MAX78000 CRC Instances

Instance	Maximum Terms	DMA Support	Big- and Little Endian
CRC	33 (2 ³²)	Yes	Yes

23.2 Usage

A CRC value is often appended to the end of a data exchange between a transmitter and receiver. The transmitter appends the calculated CRC to the end of the transmission. The receiver independently calculates a CRC on the data it received. The result should be a known constant if the data and CRC were received error-free.

The software must configure the CRC polynomial, the starting CRC value, and the endianness of the data. Once configured, the software or the standard DMA engine transfers the data in either 8-bit, 16-bit, or 32-bit words to the CRC engine by writing to the CRC_DATAIN32.data field in either 8-bit, 16-bit, or 32-bit wide data. The hardware automatically sets the CRC_CTRL.busy field to 1 while the CRC engine is calculating a CRC over the input data. When the CRC_CTRL.busy field reads 0, the CRC result is available in the CRC_VAL register. The software or the standard DMA engine must track the data transferred to the CRC engine to determine when the CRC is finalized.

Because the receiving end calculates a new CRC on both the data and received CRC, send the received CRC in the correct order, so the highest-order term of the CRC is shifted through the generator first. Because data is typically shifted through the generator LSB first, the CRC is reversed bitwise, with the highest-order term of the remainder in the LSB position. Software CRC algorithms typically manage this by calculating everything backward. They reverse the polynomial and do right shifts on the data. The resulting CRC ends up being bit swapped and in the correct format.

By default, the CRC is calculated using the LSB first ($CRC_CTRL.msb = 0$.) When calculating the CRC using MSB first data, the software must set $CRC_CTRL.msb$ to 1.

Analog Devices, Inc. Page 355 of 420



When calculating the CRC on data LSB first, the polynomial should be reversed so that the coefficient of the highest power term is in the LSB position. The largest term, x^n , is implied (always one) and should be omitted when writing to the CRC_POLY register. This is necessary because the polynomial is always one bit larger than the resulting CRC, so a 32-bit CRC has a polynomial with 33 terms ($x^0 ext{ ... } x^{32}$).

Table 23-2: Organization of Calculated Result in the CRC_VAL.value field

CRC_CTRL.msb	CRC_CTRL.byte_swap_out	Order
0	0	The CRC value returned is the raw value
1	0	The CRC value returned is mirrored but not byte swapped
0	1	The CRC value returned is byte swapped but not mirrored
1	1	The CRC value returned is mirrored and then byte swapped

By default, the CRC engine calculates the CRC on the LSB of the data first.

The CRC can be calculated on the MSB of the data first by setting the *CRC_CTRL.msb* field to 1, this is referred to as reflection. The CRC polynomial register, *CRC_POLY*, must be left-justified. The hardware implies the MSB of the polynomial just as it does when calculating the CRC LSB first. The LSB position of the polynomial must be set; this defines the length of the CRC. The initial value of the CRC, *CRC_VAL.value*, must also be left justified. When the CRC calculation is complete using MSB first, the software must right shift the calculated CRC value, *CRC_VAL.value*, by right shifting the output value if the CRC polynomial is less than 32-bits.

23.3 Polynomial Generation

The CRC can be configured for any polynomial up to x^{32} (33 terms) by writing to the CRC_POLY.poly field. Table 23-3 shows common CRC polynomials.

The reset value of the *CRC_POLY.poly* field is the *CRC-32 Ethernet* polynomial. This polynomial is used by Ethernet and file compression utilities such as zip or gzip.

Note: Only write to the CRC polynomial register, CRC_POLY.poly, when the CRC_CTRL.busy field is 0.

Table 23-3: Common CRC Polynomials

Algorithm	Polynomial Expression	Order	Polynomial
CRC-32 Ethernet	x ³² +x ²⁶ +x ²³ +x ²² +x ¹⁶ +x ¹² +x ¹¹ +x ¹⁰ +x ⁸ +x ⁷ +x ⁵ +x ⁴ +x ² +x ¹ +x ⁰	LSB	0xEDB8 8320
CRC-CCITT	x ¹⁶ +x ¹² +x ⁵ +x ⁰	LSB	0x0000 8408
CRC-16	$x^{16}+x^{15}+x^2+x^0$	LSB	0x0000 A001
USB Data	$x^{16}+x^{15}+x^2+x^0$	MSB	0x8005 0000
Parity	x1+x0	LSB	0x0000 0001

23.4 Calculations Using Software

The software can perform CRC calculations by writing directly to the *CRC_DATAIN* register. Each write to the *CRC_DATAIN* register triggers the hardware to compute the CRC value. The software is responsible for loading all data for the CRC into the *CRC_DATAIN* register. When complete, the result is read from the *CRC_VAL* register.

Analog Devices, Inc. Page 356 of 420



Use the following procedure to calculate a CRC value by writing to the CRC_DATAIN register:

- 1. Disable the CRC peripheral by setting the field CRC CTRL.en to 0.
- 2. Configure input and output data format fields:
 - a. CRC_CTRL.msb
 - b. CRC_CTRL.byte_swap_in
 - c. CRC CTRL.byte swap out
- 3. Set the polynomial by writing to the CRC_POLY.poly field.
- 4. Set the initial value by writing to the CRC_VAL.value field.
 - a. For a 32-bit CRC, write the initial value to the CRC VAL register.
 - b. For a 16-bit or 8-bit CRC, the unused bits in the CRC_VAL register must be set to 0.
- 5. Set the CRC_CTRL.en field to 1 to enable the peripheral.
- 6. Write a value to be processed to *CRC_DATAIN* register.
 - a. Calculate an 8-bit CRC by writing to the CRC DATAIN8 register.
 - b. Calculate a 16-bit CRC by writing to the CRC DATAIN16 register.
 - c. Calculate a 32-bit CRC by writing to the CRC_DATAIN32 register.
- 7. Poll the CRC_CTRL.busy field until it reads 0.
- 8. Repeat steps 6 and 7 until all input data is complete.
- 9. Disable the CRC peripheral by clearing the CRC_CTRL.en field to 0.
- 10. Read the CRC value from the CRC_VAL.value field.

23.5 Calculations Using DMA

The CRC engine requests new data from the DMA controller when the fields CRC_CTRL.en and CRC_CTRL.dma_en are both set to 1. Enable the corresponding DMA channel's interrupt to receive an interrupt event when the CRC is complete. It is also possible for software to poll the DMA channel's interrupt flag directly by reading the DMA_INTFL.ch<n> flag until it reads 1.

Analog Devices, Inc. Page 357 of 420



Use the following procedure to calculate a CRC value using DMA:

- 1. Set CRC CTRL.en = 0 to disable the peripheral.
- 2. Configure the DMA:
 - a. Set CRC_CTRL.dma_en = 1 to enable DMA mode.
 - b. See the DMA Usage section for details on configuring the DMA for a memory to peripheral transfer.
 - c. Set the *DMA_CHn_CTRL.dstwd* field to match the size of the CRC calculation (0 for 8-bit, 1 for half-word, or 2 for word)
- 3. Configure the input and output data formats:
 - a. CRC_CTRL.msb
 - b. CRC CTRL.byte swap in
 - c. CRC_CTRL.byte_swap_out
- 4. Set the polynomial by writing to the CRC_POLY.poly field.
- 5. Set the initial value by writing to the CRC_VAL register.
 - a. For a 32-bit CRC, write the initial value to the CRC_VAL register.
 - b. For a 16-bit or an 8-bit CRC, the unused bits in the CRC_VAL register must be set to 0.
- 6. Set the CRC_CTRL.en field to 1 to enable the peripheral.
- 7. When the DMA operation completes, the hardware automatically:
 - a. Clears the CRC_CTRL.busy field to 0.
 - b. Loads the new CRC value into the CRC_VAL.value field.
 - c. Sets the DMA_INTFL.ch<n> field to 1 and generates a DMA interrupt if the DMA_INTEN.ch<n> field was set to
- 8. Disable the CRC peripheral by clearing the CRC_CTRL.en field to 0.
- 9. Read the CRC value from the CRC_VAL.value field.

23.6 Registers

See *Table 3-3* for the base address of this peripheral/module. See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Table 23-4: CRC Register Summary

Offset	Name	Description
[0x0000]	CRC_CTRL	CRC Control Register
[0x0004]	CRC_DATAIN32	CRC Data Input Register
[0x0008]	CRC_POLY	CRC Polynomial Register
[0x000C]	CRC_VAL	CRC Value Register

23.6.1 Register Details

Table 23-5: CRC Control Register

CRC Con	CRC Control			CRC_CTRL [0x0000]	
Bits	Field	Access	Reset	Description	
31:17	-	RO	0	Reserved	

Analog Devices, Inc. Page 358 of 420



CRC Co	ntrol			CRC_CTRL	[0x0000]
Bits	Field	Access	Reset	Description	
16	busy	R	0	CRC Busy	
				0: Not busy 1: Busy	
15:5	-	RO	0	Reserved	
4	byte_swap_out	R/W	0	Byte Swap CRC Value Output	
				0: CRC_VAL.value is not byte swa 1: CRC_VAL.value is byte swappe	• •
3	byte_swap_in	R/W	0	Byte Swap CRC Data Input	
				0: CRC_DATAIN is processed least 1: CRC_DATAIN is processed mos	
2	msb	R/W	0	Most Significant Bit Order	
				0: LSB data first	
				1: MSB data first (mirrored)	
1	dma_en	R/W	0	DMA Enable	
				Set this field to 1 to enable a DMA	request when the output FIFO is full.
				0: Disabled 1: Enabled	
0	en	R/W	0	CRC Enable	
				0: Disabled	
				1: Enabled	·

Table 23-6: CRC Data Input 8 Register

CRC Dat	a In 8-bit				CRC_DATAIN8	[0x0004]
Bits	Field	Access	Res	et	Description	
7:0	data	W	0		CRC Data Input	
					Write 8-bit values to this register to the byte and bit ordering of the dat	o calculate 8-bit CRCs. See <i>Table 23-2</i> for details on a in this register.
					Note: Do not write to this register ij	f CRC_CTRL.busy = 1 or CRC_CTRL.en = 0.

Table 23-7: CRC Data Input 16 Register

CRC Data	a In 16-bit				CRC_DATAIN16	[0x0004]
Bits	Field	Access	Res	et	Description	
15:0	data	W	0		CRC Data Input	
					Write 16-bit values to this register to the byte and bit ordering of the	to calculate 16-bit CRCs. See <i>Table 23-2</i> for details data in this register.
					Note: Do not write to this register ij	f CRC_CTRL.busy = 1 or CRC_CTRL.en = 0.

Table 23-8: CRC Data Input 32 Register

CRC Data	In 32-bit			CRC_DATAIN32	[0x0004]
Bits	Field	Access	Reset	Description	
31:0	data	W	0	CRC Data Input	
				Write 32-bit values to this register to calculate 32-bit CRCs. See <i>Table 23-2</i> for details on the byte and bit ordering of the data in this register.	
				Note: Do not write to this register ij	CRC_CTRL.busy = 1 or CRC_CTRL.en = 0.

Analog Devices, Inc. Page 359 of 420



Table 23-9: CRC Polynomial Register

CRC Poly	CRC Polynomial				CRC_POLY	[0x0008]
Bits	Field	Access	Rese	t	Description	
31:0	poly	R/W	0xEDB8 8320		CRC Polynomial	
					See <i>Table 23-2</i> for details on the by	te and bit ordering of the data in this register.

Table 23-10: CRC Value Register

CRC Valu	ie				CRC_VAL	[0x000C]
Bits	Field	Access	Rese	et	Description	
31:0	value	R/W	0		Current CRC Value	
					The software can write to this register should only be read or writ	ster to set the initial state of the accelerator. This sten when <i>CRC_CTRL.busy</i> = 0.
					See Table 23-2 for details on the by	rte and bit ordering of the data in this register.

Analog Devices, Inc. Page 360 of 420



24. Advanced Encryption Standard (AES)

The device provides a hardware AES accelerator to perform calculations on blocks up to 128 bits.

The features include:

- Supports multiple key sizes:
 - 128-bits
 - 192-bits
 - ◆ 256-bits
- DMA support for both receive and transmit channels
- Supports multiple key sources:
 - Encryption using the external AES key
 - Decryption using the external AES key
 - Decryption using the locally generated decryption key

24.1 Instances

Instances of the peripheral are listed in *Table 24-1*. Disable the peripheral by clearing *AES_CTRL.en* = 0 before writing to any register field.

Table 24-1: MAX78000 AES Instances

ı	nstance	128-Bit Key	192-Bit Key	256-Bit Key	DMA Support
	AES	Yes	Yes	Yes	Yes

24.2 Encryption of 128-Bit Blocks of Data Using FIFO

AES operations are typically performed on 128-bits of data at a time. The simplest use case is to have software encrypt 128-bit blocks of data. The AES_CTRL.start field is unused in this case.

- 1. Generate a key.
- 2. Wait for the hardware to clear AES STATUS.busy = 0.
- 3. Clear AES CTRL.en = 0 to disable the peripheral.
- 4. If AES_STATUS. input_em = 0, set AES_CTRL.input_flush = 1 to flush the input FIFO.
- 5. If AES_STATUS. output_em = 0, set AES_CTRL.output_flush = 1 to flush the output FIFO.
- 6. Set AES_CTRL.key_size to desired setting.
- 7. Configure AES_CTRL.type = 00 (encryption with external key).
- 8. If interrupts are desired, set AES_INTEN.done = 1 so that an interrupt is triggered at the end of the AES calculation.
- 9. Set AES_CTRL.en = 1 to enable the peripheral.
- 10. Write four 32-bit words of data to AES FIFO.data.
 - a. The hardware starts the AES calculation.
- 11. If AES INTEN.done = 1, an interrupt is triggered after the AES calculation is complete.
- 12. If AES_INTEN.done = 0, the software should poll AES_STATUS.busy until it reads 0.
- 13. Read four 32-bit words from AES_FIFO.data (least significant word first).
- 14. Repeat steps 10 to 13 until all 128-bit blocks are processed.

Analog Devices, Inc. Page 361 of 420



24.3 Encryption of 128-Bit Blocks Using DMA

For this example, it is assumed that the DMA both reads and writes data to/from the AES FIFO. This is not a requirement. The AES could use DMA on one side and software on the other for the application. It is required that for each DMA transmit request the DMA writes four 32-bit words of data into the AES FIFO. It is required that for each DMA receive request, the DMA reads four 32-bit words of data out of the AES FIFO.

The AES_CTRL.start field is unused in this case. The state of AES_STATUS.busy and AES_INTFL.done is indeterminate during DMA operations. The software must clear AES_INTEN.done = 0 when using the DMA mode. Use the appropriate DMA interrupt instead to determine when the DMA operation is complete, and the results can be read from AES_FIFO.data.

Assuming the DMA is continuously filling the data input FIFO, the calculations complete in the following number of SYS_CLK cycles:

128-bit key: 181192-bit key: 213256-bit key: 245

The procedure to use DMA encryption/decryption is:

- 1. Generate a key.
- 2. Initialize the AES receive and transmit channels for the DMA controller.
- 3. Wait for the hardware to clear AES STATUS.busy = 0.
- 4. Clear AES_CTRL.en = 0 to disable the peripheral.
- 5. If AES_STATUS.input_em = 0, set AES_CTRL.input_flush = 1to flush the input FIFO.
- 6. If AES_STATUS.output_em = 0, set AES_CTRL.output_flush = 1 to flush the output FIFO.
- 7. Set AES_CTRL.key_size to the desired setting.
- 8. Configure AES_CTRL.type = 0 (encryption with external key).
- 9. Ensure AES_INTEN.done = 0 during DMA operations.
- 10. Set AES_CTRL.en = 1 to enable the peripheral.
- 11. The DMA fills the FIFO, and the hardware begins the AES calculation.
- 12. When an AES calculation is completed, the AES hardware signals to the DMA that the data output FIFO is full and that it should be emptied. If the DMA does not empty the FIFO before the next calculation is complete, the hardware sets AES STATUS.output full = 1.

Step 11 and step 12 are repeated if the DMA has new data to write to the data input FIFO.

Note: The interface from the DMA to the AES only works when the amount of data is a multiple of 128-bits. For non-multiples of 128-bits, the remainder after calculating all of the 128-bit blocks must be encrypted manually. See Encryption of Blocks Less Than 128-Bits for details

Analog Devices, Inc. Page 362 of 420



24.4 Encryption of Blocks Less Than 128-Bits

The AES engine automatically starts a calculation when 128 bits (four writes of 32 bits) occurs. Operations of less than 128-bits use the start field to initiate the AES calculation.

- 1. Generate a key.
- 2. Wait for the hardware to clear AES_STATUS.busy = 0.
- 3. Clear AES_CTRL.en = 0 to disable the peripheral.
- 4. If AES_STATUS.input_em =0, set AES_CTRL.input_flush = 1 to flush the input FIFO.
- 5. If AES STATUS.output em =0, set AES CTRL.output flush = 1 to flush the output FIFO.
- 6. Set AES CTRL.key size to desired setting.
- 7. Configure AES_CTRL.type =00 (encryption with external key).
- 8. If interrupts are desired, set AES_INTEN.done = 1, so that an interrupt is triggered at the end of the AES calculation.
- 9. Set AES CTRL.en = 1 to enable the peripheral.
- 10. Write from one to three 32-bit words of data to AES FIFO.data (least significant word first).
- 11. Start the calculation manually by setting AES CTRL.start = 1.
- 12. If AES_INTEN.done = 1, an interrupt is triggered after the AES calculation is complete.
- 13. If AES_INTEN.done = 0, the software should poll AES_STATUS.busy until it reads 0.
- 14. Read four 32-bit words from AES FIFO.data (least significant word first).

24.5 Decryption

The decryption of data is very similar to encryption. The only difference is in the setting of the AES_CTRL.type field. There are two settings of this field for decryption:

- Decrypt with external key
- Decrypt with internal decryption key

The internal decryption key is generated during an encryption operation. It may be necessary to complete a dummy encryption before doing the first decryption to ensure that it has been generated.

24.6 Interrupt Events

The peripheral generates interrupts for the events shown in *Table 24-2*. Unless noted otherwise, each instance has its own independent set of interrupts and higher-level flag and enable fields.

Multiple events may set an interrupt flag and generate an interrupt if the corresponding interrupt enable field is set. The flags must be cleared by the software, typically in the interrupt handler.

Table 24-2: Interrupt Events

Event	Local Interrupt Flag	Local Interrupt Enable
Data Output FIFO Overrun	AES_INTFL.ov	AES_INTEN.ov
Key Zero	AES_INTFL.key_zero	AES_INTEN.key_zero
Key Change	AES_INTFL.key_change	AES_INTEN.key_change
Calculation Done	AES_INTFL.done	AES_INTEN.done

24.6.1 Data Output FIFO Overrun

When an AES calculation is completed, the AES hardware signals to the DMA that the data output FIFO is full and that it should be emptied. If the DMA does not empty the FIFO before the next calculation is complete, a data output FIFO overrun event occurs, and the corresponding local interrupt flag is set.

Analog Devices, Inc. Page 363 of 420



24.6.2 Key Zero

Attempting a calculation with a key of all zeros generates a key zero event.

24.6.3 Key Change

Writing to any key register while AES_STATUS.busy = 1 generates a key change event.

24.6.4 Calculation Done

The transition of AES_STATUS.busy = 1 to AES_STATUS.busy = 0 generates a calculation done event. The calculation done event interrupt must be disabled when using the DMA.

24.7 Registers

See *Table 3-3* for the base address of this peripheral/module. See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific reset.

Table 24-3: AES Register Summary

Offset	Name	Description
[0x0000]	AES_CTRL	AES Control Register
[0x0004]	AES_STATUS	AES Status Register
[0x0008]	AES_INTFL	AES Interrupt Flag Register
[0x000C]	AES_INTEN	AES Interrupt Enable Register
[0x0010]	AES_FIFO	AES Data FIFO

24.7.1 Register Details

Table 24-4: AES Control Register

AES Con	trol			AES_CTRL	[0x0000]	
Bits	Field	Access	Reset	Description		
31:10	-	RO	0	Reserved		
9:8	type	R/W	0	Encryption Type 00: Encryption using the external AES key. 01: Decryption using the external AES key. 10: Decryption using the locally generated decryption key. 11: Reserved		
7:6	key_size	R/W	0	Encryption Key Size 00: 128-bits 01: 192-bits 10: 256-bits 11: Reserved		
5	output_flush	W1	0	Flush Data Output FIFO This field always read 0. 0: No action 1: Flush		
4	input_flush	W1	0	Flush Data Input FIFO This field always read 0. 0: No action 1: Flush		

Analog Devices, Inc. Page 364 of 420



AES Con	trol			AES_CTRL	[0x0000]	
Bits	Field	Access	Reset	Description		
3	start	W1	0	Start AES Calculation		
				This field forces the start of an AES calculation regardless of the state of the data input FIFO. This allows an AES calculation on less than 128-bits of data since an AES calculation normally starts when the data input FIFO is full.		
				This field always read 0.		
				0: No action 1: Start calculation		
2	dma_tx_en	R/W	0	DMA Request To Write Data Input FIFO		
				When enabled, a DMA request is generated when the data input FIFO is empty.		
				0: Disabled 1: Enabled		
1	dma_rx_en	R/W	0	DMA Request To Read Data Outpu	t FIFO	
				When enabled, a DMA request is generated when the data output FIFO is full.		
				0: Disabled 1: Enabled		
0	en	R/W	0	AES Enable		
				0: Disabled		
				1: Enabled.		

Table 24-5: AES Status Register

AES Stat	us			AES_STATUS	[0x0004]
Bits	Field	Access	Reset	Description	
31:5	-	RO	0	Reserved	
4	output_full	R	0	Output FIFO Full	
				0: Not full 1: Full	
3	output_em	R	0	Output FIFO Empty	
J	output_em	:	ÿ	0: Not empty 1: Empty	
2	input_full	R	0	Input FIFO Full	
				0: Not full 1: Full	
1	input_em	R	0	Input FIFO Empty	
				0: Not empty 1: Empty	
0	busy	R	0	AES Busy	
				0: Not busy	
				1: Busy	

Table 24-6: AES Interrupt Flag Register

AES Inte	rrupt Flag			AES_INTFL	[0x0008]	
Bits	Field	Access	Reset	Description		
31:4	-	RO	0	Reserved		
3	ov	W1C	0	Data Output FIFO Overrun Event Interrupt		
				0: No event		
				1: Event occurred		

Analog Devices, Inc. Page 365 of 420



AES Inte	rrupt Flag			AES_INTFL	[0x0008]
Bits	Field	Access	Reset	Description	
2	key_zero	W1C	0	Key Zero Event Interrupt	
				0: No event	
				1: Event occurred	
1	key_change	W1C	0	Key Change Event Interrupt	
				0: No event	
				1: Event occurred	
0	done	W1C	0	Calculation Done Event Interrupt	
				0: No event	
				1: Event occurred	

Table 24-7: AES Interrupt Enable Register

AES Inte	errupt Enable			AES_INTEN	[0x000C]	
Bits	Field	Access	Reset	Description		
31:4	-	RO	0	Reserved		
3	ov	W1C	0	Data Output FIFO Overrun Event Ir	nterrupt Enable	
				0: Enabled 1: Disabled		
2	key_zero	W1C	0	Key Zero Event Interrupt Enable		
				0: Enabled 1: Disabled		
1	key_change	W1C	0	Key Change Event Interrupt Enable	•	
				0: Enabled 1: Disabled		
0	done	W1C	0	Calculation Done Event Interrupt E	nable	
				This interrupt must be disabled who	en using the DMA.	
				0: Enabled 1: Disabled		

Table 24-8: AES FIFO Register

AES Data	a			AES_FIFO	[0x0010]		
Bits	Field	Access	Reset	Description			
31:0	data	R/W	0	AES FIFO			
				Writing this register puts data to the data input FIFO. The hardware automatically starts a calculation after 4 words are written to this FIFO. The data should be written with the least significant word first.			
				Reading this register pulls data from the data output FIFO. The least significant word is read first.			

Analog Devices, Inc. Page 366 of 420



25. TRNG Engine

The Analog Devices-supplied Universal Cryptographic Library (UCL) provides a function to generate random numbers intended to meet the requirements of common security validations. The entropy from one or more internal noise sources continually feeds a TRNG, the output of which is then processed by software and hardware to generate the number returned by the UCL function. Analog Devices works directly with the customer's accredited testing laboratory to provide any information regarding the TRNG needed to support the customer's validation requirements.

The general information in this section is provided only for completeness; customers are expected to use the Analog Devices UCL to generate random numbers.

Software can use the TRNG engine to generate AES keys using a hardware key derivation function (HKDF) and using the TRNG as input to the HKDF.

25.1 Registers

See *Table 3-3* for the base address of this peripheral/module. See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Table 25-1: TRNG Register Summary

Offset	Register	Name
[0x0000]	TRNG_CTRL	TRNG Control Register
[0x0004]	TRNG_STATUS	TRNG Status Register
[0x0008]	TRNG_DATA	TRNG Data Register

25.1.1 Register Details

Table 25-2: TRNG Control Register

Cryptogr	aphic Control			TRNG_CTRL	[0x0000]	
Bits	Name	Access	Reset	Description		
31:16	-	RO	0	Reserved		
15	keywipe	R/W	0	Wipe Key Write this field to 1 to wipe the TRNG key.		
14:4	-	RO	0	Reserved		
3	keygen	R/W	0	Generate Key Write this field to 1 to generate a key using the TRNG.		
2	-	RO	0	Reserved		
1	rnd_ie	R/W	0	Random Number Interrupt Enable This bit enables an interrupt to be generated when TRNG_STATUS.rdy = 1. 0: Disabled 1: Enabled		
0	-	RO	0	Reserved		

Table 25-3: TRNG Status Register

TRNG Status				TRNG_STATUS [0x0004]	
Bits	Name	Access	Reset	Description	
31:1	-	RO	0	Reserved	

Analog Devices, Inc. Page 367 of 420



TRNG Status				TRNG_STATUS [0x0004]		
Bits	Name	Access	Reset	Description		
0	rdy	R	0	Random Number Ready		
				This bit is automatically cleared to 0, and a natural TRNG_DATA.data is read.	ew random number is generated when	
				0: Random number generation in progress invalid.	. The content of <i>TRNG_DATA.data</i> is	
				1: TRNG_DATA.data contains new 32-bit ra TRNG_CTRL.rnd_ie = 1.	andom data. An interrupt is generated if	

Table 25-4: TRNG Data Register

TRNG Data				TRNG_DATA	[0x0008]
Bits	Name	Access	Reset	Description	
31:0	data	RO	0	TRNG Data The 32-bit random number generated is ava TRNG_STATUS.rdy = 1.	ilable in this field when

Analog Devices, Inc. Page 368 of 420



26. Bootloader

The ROM bootloader provides for program loading and verification. The physical interface between the external host and the bootloader defaults to the UART.

The secure bootloader (SBL) employs a hash-based message authentication code (HMAC SHA-256) to guarantee both the authenticity and downloaded program files and the integrity of internal program memory after each reset.

All versions of the bootloader provide the ability to block read/write access to program memory.

Bootloader features:

- Common functionality of the bootloader and secure bootloader
- Checksum verification of the ROM image before further ROM execution.
- SWD is disabled in LOCKED and PERMLOCKED states.
- Programmable through the UART or SWD interface.
- UART operates at 115200 bps.
- LOCKED mode disables the SWD and disallows any change to flash through the bootloader.
- Unlock erases all flash and secrets before unlocking SWD.
- Optional PERMLOCKED state only allows for program validation lock.

Secure Bootloader (SBL) features:

- Secure HMAC SHA-256 using secret key-based transactions.
- The trusted secure boot provides automatic program memory verification and authentication before execution after every reset.
- Integrity and authentication verification of program memory downloads
- · Optional challenge/response gating entry to the bootloader

26.1 Instances

Table 26-1 shows the dedicated pins and features of the bootloader.

Table 26-1: MAX78000 Bootloader Instances

Part Number	Activati	on Pins	Bootloader	Secure	Flash Memory
	UARTO Receive	SWDCLK		Bootloader	Page Size
MAX78000EXG+	P0.0	P0.29	Yes	No	8KB

Analog Devices, Inc. Page 369 of 420



26.2 Bootloader Operating States

Each bootloader supports the modes shown in Table 26-2. Each bootloader mode has a unique prompt.

Table 26-2: The Bootloader Operating States and Prompts

State	Bootloader	Secure Bootloader	Recognized Commands	Prompt
UNLOCKED	Yes	Yes	All Commands U/L/P	"ULDR> " <0x55> <0x4C> <0x44> <0x52> <0x3E> <0x20>
LOCKED	Yes	Yes	Only L/P	"LLDR> " <0x4C> <0x4C> <0x44> <0x52> <0x3E> <0x20>
PERMLOCKED	Yes	Yes	Only P	"PLLDR> " <0x50> <0x4C> <0x4C> <0x44> <0x52> <0x3E> <0x20>
CHALLENGE	No	Yes	GC – Get Challenge SR – Send Response	"CR> " <0x43> <0x52> <0x3E> <0x20>
APPVERIFY	No	Yes	N/A	N/A

The LOCK – Lock Device and PLOCK – Permanent Lock commands do not change the bootloader prompt or take effect until the bootloader is reset.

26.2.1 UNLOCKED

The UNLOCKED state provides access to load secure keys and configuration information. Program loading, verification, and status are available in the UNLOCKED state. The SWD interface is available for use.

Transitioning from the LOCKED to UNLOCKED states erases all program memory. In the SBL, it also clears the challenge/response and application keys stored by the SBL.

The challenge and application keys can be erased by executing the Unlock command while resetting the device in the UNLOCKED state. This eliminates the need to transition through the LOCKED state.

26.2.2 LOCKED

The LOCKED state disables access to program memory other than to verify it. The application and challenge/response keys cannot be changed without first changing to the UNLOCKED state.

For the SBL, if the optional challenge key is activated, the bootloader starts in the CHALLENGE state. Successfully completing the challenge/response transitions to the previous PERMLOCKED or LOCKED state.

The application key should be configured before executing the LOCK – Lock Device command.

26.2.3 PERMLOCKED

The PERMLOCKED state disables access to program memory other than to verify it with a simple SHA-256 hash. The commands available in the PERMLOCKED state are shown in *Table 26-3*.

Table 26-3: PERMLOCK Command Summary

Command		
H – Check Device		
I – Get ID		

For the SBL, if the optional challenge key is activated, the bootloader starts in the CHALLENGE state. Successfully completing the challenge/response transitions to the previous PERMLOCKED state.

The application key should be configured before executing the PLOCK – Permanent Lock command.

Analog Devices, Inc. Page 370 of 420



26.2.4 CHALLENGE (Secure Bootloader Only)

The CHALLENGE state provides an extra layer of security by requiring the host to authenticate itself using the HMAC SHA-256 key before executing any bootloader commands. If enabled, the device enters CHALLENGE mode following a reset if the external bootloader pins are active. CHALLENGE mode can be identified by the "CR>" prompt.

The host first requests a 128-bit random number, the challenge, from the bootloader in CHALLENGE mode. The host encrypts the challenge using the mutually known HMAC SHA-256 key and sends the response back to the bootloader. The correct response transitions from the CHALLENGE state to the previous state of the bootloader. An incorrect response keeps the bootloader in the CHALLENGE state. The host must request a new challenge and send a response based on the new challenge. There is no limit to the number of challenge attempts.

26.2.5 APPVERIFY (Secure Bootloader only)

APPVERIFY is an internal state that describes how the SBL verifies the integrity of program memory using a secret-key HMAC SHA-256 hash. It is not directly accessible by the SBL command set. The SBL performs an APPVERIFY in the following conditions:

- When executing a secure boot
- Immediately before executing the SBL LOCK Lock Device command.
- Immediately before executing the SBL PLOCK Permanent Lock command.

Failure of the APPVERIFY process during a secure boot indicates corrupted or tampered program memory and disables code execution. If the SBL is in the LOCKED state, it can transition to the UNLOCKED state, erasing the program memory and keys, enabling the device to be reprogrammed. There is no recovery from a secure boot failure in the PERMLOCKED state, and the device must be discarded.

Follow this procedure to initialize the SBL for the APPVERIFY:

- 1. The host creates the Motorola® SREC file. See Creating the Motorola SREC File for details.
- 2. The host activates the SBL. See *Bootloader Activation* for details.
- 3. Ensure the device is in the UNLOCKED state.
- 4. Execute the WL command with the length value calculated in step 1.
- 5. Execute the L command to load the Motorola SREC file.
- 6. Execute the V command to verify that the Motorola SREC file was correctly loaded.
- 7. Execute the LK command to load the HMAC SHA-256 secret key.
- 8. Execute the VK command to verify that the HMAC SHA-256 secret key was correctly loaded.
- 9. Execute the AK command. The device automatically verifies program memory on all subsequent resets and attempts to execute the Lock and Plock commands.

Motorola is a registered trademark of Motorola Trademark Holding, LLC.

Analog Devices, Inc. Page 371 of 420



Analog Devices, Inc. Page 372 of 420



26.3 Creating the Motorola SREC File

The Motorola SREC file must include the program bytes and the MAC required for the APPVERIFY process. Address records must be 32-bit aligned, and the length of each line must be a multiple of 4 bytes. Any unused memory locations within the program must be defined with a constant value.

The information here is presented for completeness; Maxim Integrated can provide customers with a complete toolset for generating a Motorola SREC file that meets the SBL requirements.

Note: The length of the Motorola SREC file is not the same as the code length used for the WL command, as explained below.

The procedure for generating the SREC file is:

- 1. Define the 128-bit HMAC secret key.
- 2. Generate a binary image.
- 3. Pad the binary image with a constant value to the next 32-byte boundary. The address of the last pad byte is the code length argument for the WL command.
- 4. Calculate the 32-byte HMAC SHA-256 using the secret key over the length of the padded binary image.
- 5. Append the 32-byte HMAC SHA-256, calculated in step 4, to the binary image, after the last pad byte.
- 6. Generate the Motorola SREC file.

26.4 Bootloader Activation

Perform the following sequence to activate the bootloader:

- 1. The host asserts the UARTO receive pin and SWDCLK pins low, as shown in Table 26-1.
- 2. The host asserts RSTN pin low.
- 3. The host deasserts the RSTN pin
- 4. Bootloader samples the UARTO receive and SWDCLK pins. If they are both low, the hardware activates the bootloader.
- 5. Bootloader performs its system initialization and configures the bootloader for 115200 bps.
- 6. The bootloader outputs the status prompt on the UARTO transmit pin. The prompt is unique for each bootloader state, as shown in *Table 26-2*.
- 7. The host releases the UARTO receive and SWDCLK pins once the host confirms the correct bootloader prompt.
- 8. The host begins the bootloader session by sending commands on the UARTO receive pin.


26.5 Bootloader

The bootloader is invoked following a reset when the bootloader activation. The flow chart of the operation following a reset of the device is shown in *Figure 26-1*. Features exclusive to the SBL are highlighted in red.

Analog Devices, Inc. Page 373 of 420



Figure 26-1: MAX78000 Combined Bootloader Flow



26.6 Secure Bootloader

The secure version of the bootloader provides additional features for secure and authenticated loading. These features are highlighted in *Figure 26-1*.

26.6.1 Secure Boot

The SBL performs a *Secure Boot* by entering the APPVERIFY state following a reset in which the bootloader activation pins are not active. Failure of the secure boot places the device in a reset loop to prevent the execution of corrupted or tampered code. The SBL also enters APPVERIFY before completing the *LOCK – Lock Device* or *PLOCK – Permanent Lock* commands to ensure that the correct program memory and application key are loaded.

Failure of the secure boot forces the device into a continual reset state.

Analog Devices, Inc. Page 374 of 420



26.6.2 Secure Challenge/Response Authentication

The optional secure Challenge/Response authentication provides an extra layer of security by requiring the host to authenticate itself using the mutual HMAC SHA-256 key before executing any bootloader commands. If the challenge key is activated, the device enters CHALLENGE mode following a reset if the external bootloader pins are active. The bootloader displays the CHALLENGE mode prompt shown in *Table 26-2*.

Only two commands are available in the CHALLENGE state:

Table 26-4: CHALLENGE Command Summary

Command
GC – Get Challenge
SR – Send Response

The host first requests a 128-bit random number (the challenge) from the bootloader. The host encrypts the challenge using the HMAC SHA-256 key (the response) and sends it back to the bootloader. The correct response transitions the bootloader from CHALLENGE mode to the LOCKED or PERMLOCKED states, depending on the last state of the bootloader.

Follow this procedure to enable the Challenge/Response feature in the UNLOCKED state:

- 1. The host generates the challenge/response HMAC SHA-256 secret key.
- 2. The host executes the LK command to load the challenge/response secret key. The key is sent in plaintext and should be done in a secure environment.
- 3. The host executes the VK command to verify that the challenge/response secret key was correctly loaded.

The Challenge/Response is required after the next device reset. It does not affect the current operation until the next reset.

Follow this procedure to perform the Challenge/Response successfully:

- 1. The host executes the GC command.
- 2. Bootloader generates a 128-bit challenge and sends it to the host.
- 3. The host performs HMAC SHA-256 of the bootloader challenge to create the response.
- 4. The host executes the SR command with the calculated response. The SR command must be the first command sent to the bootloader after a GC command.

A correct response returns the prompt of the last bootloader state. An incorrect response returns an error message, and the challenge/response prompt again. The host can perform steps 1-3 again to request another challenge from the bootloader. There is no limit on the number of challenge/response attempts.

Following a successful response, the bootloader returns the prompt appropriate to the last state of the SBL.

26.7 Command Protocol

The bootloader presents a mode-specific prompt based on the current state of the loader, as shown in *Table 26-2*. The general format of commands is the ASCII character(s) of the command, followed by a <CR><LF> which is hexadecimal <0x0D><0x0A>. Commands with arguments always have a space (0x20) between the command mnemonic and the argument.

Commands arguments that are files always have the length specified in the file, so it is unnecessary to follow the file with a <0x0D><0x0A>.

In general, arguments unrelated to security commands are prefixed with "0x" to denote hexadecimal input. Arguments for security commands, in general, are not prefixed with "0x".

Always refer to the command description for the required format of the command.

Analog Devices, Inc. Page 375 of 420



26.8 General Commands

Table 26-5: MAX78000 General Command Summary

Command
L - Load
P – Page Erase
V – Verify
LOCK – Lock Device
PLOCK – Permanent Lock
UNLOCK – Unlock Device
H – Check Device
I – Get ID
S – Status
Q – Quit

26.8.1 General Command Details

Table 26-6: L - Load

L - Load	Load Motorola SREC File into Program Memory			
Description	Load a Motorola SREC formatted file into Flash program memory. See <i>Creating the Motorola SREC File</i> for the details of the format required for the SBL. After typing the L command, the bootloader responds with "Ready to load SREC," then transmit the file. The end of the file is detected automatically, so there is no need to send <0x0D><0x0A>at the end. The length reported by the success response of the padded image plus the 32-bytes of the HMAC is different than the length used for the WL command.			
Modes	U			
Command	L<0x0D><0x0A> Ready to load SREC<0x0D><0x0A> [Motorola SREC File]			
Response: Success	Load success, image loaded with the following parameters:<0x0D><0x0A> Base address: 0xnnnnnnnn<0x0D><0x0A> Length: 0xnnnnnnnn<0x0D><0x0A>			
Response: Failure	Load failed.<0x0D><0x0A>			

Table 26-7: P – Page Erase

Erase Page of Flash Program Memory			
Erases a page of memory associated with the 32-bit input address. Addresses must be aligned on the device-specific page boundaries.			
U			
P Øxnnnnnnn<0x0D><0x0A>			
Erase Page Address: 0xnnnnnnnn<0x0D><0x0A>0K<0x0D><0x0A>			
Bad page address input<0x0D><0x0A> or Erase failed<0x0D><0x0A> or Invalid Page Address: 0xnnnnnnn<0x0D><0x0A>			

Analog Devices, Inc. Page 376 of 420



Table 26-8: V – Verify

V – Verify	Verify Flash Program Memory Against Motorola SREC File		
Description	Verifies the contents of flash program memory against a Motorola SREC file.		
Modes	U		
Command	V<0x0D><0x0A> Ready to verify SREC<0x0D><0x0A> [Motorola SREC File]		
Response: Success	Verify success, image verified with the following parameters: <0x0D><0x0A> Base address: 0xnnnnnnn<0x0D><0x0A> Length: 0xnnnnnnn<0x0D><0x0A>		
Response: Failure	Verify failed.<0x0D><0x0A>		

Table 26-9: LOCK – Lock Device

LOCK – Lock Device	Lock Device
Description	Locks the device and disables SWD on the next device reset. See <i>LOCKED</i> for a detailed description of this command.
	The effects of the Lock command do not take effect until the next time the device is reset. The bootloader continues to display the locked prompt, but the <i>S – Status</i> command shows that the Locked mode is active. The Lock command should be followed by the Q command (which generates a device reset) for the Lock command to take effect.
	The SBL performs an APPVERIFY check before executing the Lock command. Failure of the Lock command means that the APPVERIFY check failed.
Modes	U
Command	LOCK<0x0D><0x0A>
Response: Success	OK<0x0D><0x0A>
Response: Failure	Failed<0x0D><0x0A>

Table 26-10: PLOCK – Permanent Lock

PLOCK – Permanent Lock	Permanently Lock Device
Description	Permanently locks the device if the argument matches the device ID.
	The effects of the Plock command do not take effect until the next time the device is reset. The bootloader continues to display the LOCKED or UNLOCKED state prompt, but the <i>S – Status</i> command shows the LOCKED or UNLOCKED state is active. The Lock command should be followed by the Q command (which generates a device reset) for the Lock command to take effect. The SBL performs an APPVERIFY check before executing the Plock command. Failure of the Plock command means that the APPVERIFY check failed.
Modes	U/L
Command	PLOCK <usn><0x0D><0x0A></usn>
Response: Success	OK<0x0D><0x0A>
Response: Failure	Failed<0x0D><0x0A>

Analog Devices, Inc. Page 377 of 420



Table 26-11: UNLOCK – Unlock Device

UNLOCK – Unlock Device	Unlock Device
Description	Changes the bootloader state to UNLOCKED if in the LOCKED state. Erases all program memory and all bootloader keys. The SWD interface is re-enabled.
Modes	U/L
Command	UNLOCK<0x0D><0x0A>
Response: Success	None. The device automatically resets itself, and the bootloader displays the UNLOCKED mode prompt the next time the bootloader is activated.
Response: Failure	None.

Table 26-12: H – Check Device

H – Check Device	Perform SHA-256 Hash Over Memory Range
Description	Performs a simple SHA-256 (not HMAC SHA-256) hash of bytes starting at 32-bit address 0xnnnnnnnn to 0xmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmm
Modes	U/L/P
Command	H 0xnnnnnnn 0xmmmmmmm<0x0D><0x0A>
Response: Success	yyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyy
Response: Failure	<0x0D><0x0A>

Table 26-13: I – Get ID

I – Get ID	Read Universal Serial Number
Description	Returns the 13-byte USN of the device.
Modes	U/L/P
Command	I<0x0D><0x0A>
	USN: nnnnnnnnnnnnnnnnnnnnnnn<0x0D><0x0A>
Response: Success	None
Response: Failure	None

Analog Devices, Inc. Page 378 of 420



Table 26-14: S – Status

S – Status	Read Device Status
Description	Returns the state of the loader and the application key and challenge key features. This changes during the same session when the command is executed, unlike the prompt, which only changes after reset:
	The Lock <response> is:</response>
	"Inactive" if the device is in the unlocked state. "Active" if the device is in the locked or permanent lock state.
	Acces in the device is in the locked of permanent lock state.
	The PLock <response> is:</response>
	"Inactive" if the device is in the unlocked or locked state. "Active" if the device is in the permanent lock state.
	In addition, the SBL displays:
	The Application Length <response> is:</response>
	"Not Set" if the Write Code Length command has not previously loaded a non-zero value
	"0xnnnnnnn" is the previously entered value using the Write Code Length command.
	The Application Key <response> is:</response>
	"None Inactive" if no application key has been loaded using the LK command. "Loaded Inactive" if the application key has been loaded, but the application key feature has not been
	activated by the AK command
	"Loaded Active" If the application key has been loaded and the application key feature has been activated.
	The Challenge Key <response> is:</response>
	"None Inactive" if no challenge key has been loaded using the LK command.
	"Loaded Inactive" if the challenge key has been loaded, but the challenge key feature has not been activated by the AK command
	"Loaded Active" if the challenge key has been loaded and the challenge key feature has been activated.
Modes	U
Command	S<0x0D><0x0A>
	Status<0x0D><0x0A>
	Lock: <response><0x0D><0x0A></response>
	PLock: <pre><pre></pre></pre>
	Application Length: <pre></pre> <pre>Application Keeperson (0.000 t0.000)</pre>
	Application Key: <response><0x0D><0x0A> Challenge Key: <response><0x0D><0x0A></response></response>
Posnonso: Suggest	
Response: Success	None.
Response: Failure	None.

Table 26-15: Q - Quit

Q – Quit	Quit Bootloader Session
Description	Terminates the bootloader session and forces a reset of the device.
Modes	U/L/P
Command	Q<0x0D><0x0A>
Response: Success	None
Response: Failure	None

Analog Devices, Inc. Page 379 of 420



26.9 Secure Commands

Table 26-16: MAX78000 Secure Command Summary

Command	
LK – Load Application Key	
LC – Load Challenge Key	
VK – Verify Application Key	
VC – Verify Challenge Key	
AK – Activate Application Key	
AC – Activate Challenge	
WL – Write Code Length	

26.9.1 Secure Command Details

Table 26-17: LK – Load Application Key

LK – Load Application Key	Load Application HMAC-SHA256 Key
Description	Write 128-bit HMAC secret key to non-volatile memory.
Modes	U
Command	LK yyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyy
Response: Success	OK<0x0D><0x0A>
Response: Failure	Bad key input<0x0D><0x0A>
	or
	Key already loaded<0x0D><0x0A>

Table 26-18: LK – Load Challenge Key

LC – Load Challenge Key	Load Challenge Key
Description	Write 128-bit challenge key to non-volatile memory.
Modes	U
Command	LC yyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyy
Response: Success	OK<0x0D><0x0A>
Response: Failure	Bad key input<0x0D><0x0A>
	or
	Key already loaded<0x0D><0x0A>

Table 26-19: VK – Verify Application Key

VK – Verify Application Key	VK – Verify Application Key
Description	Verify the Application Key against a value provided by the host.
Modes	U
Command	VK yyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyy
Response: Success	OK<0x0D><0x0A>

Analog Devices, Inc. Page 380 of 420



VK – Verify Application Key	VK – Verify Application Key
Response: Failure	Bad key input<0x0D><0x0A> or Error, no key loaded<0x0D><0x0A>
	or Key Mismatch<0x0D><0x0A>

Table 26-20: VC – Verify Challenge Key

VC – Verify Challenge Key	VC – Verify Challenge Key
Description	Verify the Challenge Key against a value provided by the host.
Modes	U
Command	VC yyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyy
Response: Success	0K<0x0D><0x0A>
Response: Failure	Bad key input<0x0D><0x0A>
	or
	Error, no key loaded<0x0D><0x0A>
	or
	Key Mismatch<0x0D><0x0A>

Table 26-21: AK – Activate Application Key

AK – Activate Application Key	Activate Application Key
Description	Activate the application key. All application software loads must be encrypted with the application key. The UNLOCK command deactivates the application key.
Modes	U
Command	AK<0x0D><0x0A>
Response: Success	OK<0x0D><0x0A>
Response: Failure	Key activate failed<0x0D><0x0A>
	or
	Error, no key loaded<0x0D><0x0A>

Table 26-22: AC – Activate Challenge Key

AC – Activate Challenge Mode	Activate Challenge Mode						
Description	Activate CHALLENGE mode. All subsequent bootloader sessions in LOCKED or PERMLOCKED states start in CHALLENGE mode. The "Key activate failed" response indicates the device has already activated the challenge/response feature. The host should use the SBL to re-enter the UNLOCKED state to deactivate the challenge mode, re-enter the keys, and activate the challenge mode again.						
Modes	U						
Command	AC<0x0D><0x0A>						
Response: Success	OK<0x0D><0x0A>						
Response: Failure	Key activate failed<0x0D><0x0A>						
	or						
	Error, no key loaded<0x0D><0x0A>						

Analog Devices, Inc. Page 381 of 420



Table 26-23: WL – Write Code Length

WL – Write Code Length	Write Code Length
Description	Write the length of the application software in bytes as calculated in <i>Creating the Motorola SREC File</i> . The "Write length failed" response indicates the WL command was previously performed. The host should use the SBL to re-enter the UNLOCKED state to clear the WL value and repeat the command.
Modes	U
Command	WL 0xnnnnnnn<0x0D><0x0A>
Response: Success	Length set to: 0xnnnnnnnn<0x0D><0x0A>
Response: Failure	Bad length input<0x0D><0x0A>
	OR
	Write length failed<0x0D><0x0A>

26.10 Challenge/Response Commands

Table 26-24: MAX78000 Challenge/Response Command Summary

Register Name						
GC – Get Challenge						
SR – Send Response						

26.10.1 Challenge/Response Command Details

Table 26-25: GC – Get Challenge

GC – Get Challenge	Get Challenge
Description	Bootloader generates a 16-byte hexadecimal ASCII challenge and transmits it to the host. The challenge is sent MSB first.
Modes	L/P
Command	GC<0x0D><0x0A>
Response: Success	0123456789ABCDEF0123456789ABCDEF<0x0D><0x0A>
Response: Failure	None

Table 26-26: SR – Send Response

SR – Send Response	Send Response							
Description	The host calculates HMAC SHA-256 on the 16-byte challenge and sends the 32-byte hexadecimal ASCII response to SBL. The response is sent MSB first.							
Modes	L/P							
Command	SR 0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF<0x0D><0x0A>							
Response: Success	OK<0x0D><0x0A>							
Response: Failure	Bad response input<0x0D><0x0A>							
	Or Verification failed<0x0D><0x0A>							
	0r							
	Error, request challenge<0x0D><0x0A>							

Analog Devices, Inc. Page 382 of 420



27. Convolutional Neural Network (CNN)

27.1 Overview

The CNN accelerator consists of 64 parallel processors with 512KB of SRAM-based storage. Each processor includes a pooling unit and a convolutional engine with dedicated weight memory. Four processors share one data memory. These are further organized into groups of 16 processors that share common controls. A group of 16 processors operates as a slave to another group or independently. Data is read from SRAM associated with each processor and written to any data memory located within the accelerator. Any given processor has visibility of its dedicated weight memory and to the data memory instance it shares with the three others.

Maxim provides a complete toolset for the CNN, including model training and synthesis on the Maxim Integrated AI GitHub repository. Refer to https://github.com/MaximIntegratedAI/MaximAI_Documentation for a full suite of tools and training available for the CNN.

The features of the CNN accelerator include:

- 512KB SRAM data storage:
 - Configured as 8K×8-bit integers x64 channels or 32K×8-bit integers x4 channels for input layers
 - Hardware load and unload assist.
- 64 parallel physical channel processors:
 - Organized as 4×16 processors.
 - 8-bit integer data path with an option for 32-bit integers on the output layer
 - Per-channel processor enable/disable.
 - Expandable to 1024 parallel logical channel processors.
- 1×1 or 3×3 2D kernel sizes
- Configurable 1D kernel size to 1×9
- Full resolution sum-of-products arithmetic for 1024 8-bit integer channels
- Operating frequency up to 50MHz.
- Nominal 1 output channel per clock, maximum 4 output channels per clock (pass through).
- Configurable input layer image size:
 - 32K pixels, 16 channels, non-streaming.
 - 8K pixels, 4 channels, non-streaming.
 - ◆ 1024×1024 pixels, 4 channels, streaming.
- Hidden layers:
 - Up to 8K 8-bit integer data per channel, x64 channels, non-streaming.
 - 8K bytes can be split equally across 1 to 16 logical channels, non-streaming.
 - 1M 8-bit integer data per channel, x64 channels, streaming.
 - 1M bytes can be split equally across eight layers, streaming.
- Optional interrupt on CNN completion.
- User-accessible BIST on all SRAM storage
- User-accessible zeroization of all SRAM storage
- Single-step operation with full data SRAM access for CNN operation debug.

Analog Devices, Inc. Page 383 of 420



- Flexible power management:
 - Independent x16 processor supply enables.
 - Independent x16 processor mask retention enables.
 - Independent x16 data path clock enables.
 - Active Arm peripheral bus clock gating with per x16 processor override
 - CNN clock frequency scaling (divide by 2, 4, 8, 16).
 - Chip-level voltage control for performance power optimization.
- Configurable weight storage:
 - SRAM-based weight storage with selectable data retention
 - Configurable from 442,368 8-bit integer weights to 3.538M 1-bit logical weights:
 - Organized as 768×9×64 8-bit integer weights to 768×72×64 1-bit logical weights.
 - Can be configured on a per-layer basis.
 - Programmable per x16 processor weight RAM start address, start pointer, and mask count.
 - Optional weight load hardware assist for packed weight storage.
- 32 independently configurable layer groups:
 - Each group can contain element-wise, and/or pooling, and/or convolution operations for a minimum of 32 and a maximum of 96 layers.
 - Processor and mask enables (16 channels)
 - Input data format
 - Per-layer data streaming:
 - Stream start relative to prior stream
 - Dual-stream processing delay counters 1 column, 1 row delta counter
 - Data SRAM circular buffer size
 - Input data size (row, column)
 - Row and column padding 0 to 4 bytes
 - Number of input channels 1 to 1024
 - Kernel bit width size (1, 2, 4, 8)
 - Kernel SRAM start pointer and count
 - Inflight input image pooling:
 - Pool mode none, maximum or average
 - Pool size 1x1 to 16x16
 - Stride 1 row, 1 column to 4 rows, 4 columns
 - Data SRAM read pointer base address
 - Data SRAM write pointer configuration:
 - Base address
 - Independent offsets for output channel storage in SRAM
 - Programmable stride increment offset

Analog Devices, Inc. Page 384 of 420



- Bias 2048 8-bit integers
- Pre-activation output scaling from 0 to ±15-bits
- Output activation: none (implicit clipping), ReLU, absolute value
- Pass through: 8-bit or 32-bit integers
- Element-wise operations (add, subtract, xor, or) with optional convolution up to 16 elements
- Deconvolution (upscaling)
- Flattening for MLP processing


Analog Devices, Inc. Page 385 of 420



A typical CNN operation consists of pooling followed by a convolution. While these are traditionally expressed as separate layers, pooling can be done "in-flight" on the MAX78000 for greater efficiency.

The accelerator is optimized for convolutions with in-flight pooling on a sequence of layers to minimize data movement. The MAX78000 also supports in-flight element-wise operations, pass-through layers, and 1-D convolutions without element-wise operations. *Figure 27-1* shows a high-level diagram of the MAX78000's convolutional neural network flow.

Figure 27-1: CNN Overview



Analog Devices, Inc. Page 386 of 420




27.2 Instances

There is one instance of the CNN. The CNN contains four CNNx16 processor quadrants, generically referred to as CNNx16_n. Each CNNx16_n processor quadrant contains sixteen processors grouped in four groups of four. These groups are labeled group 0 to group 3 in the CNNx16_ processor quadrant block diagram and are referred to as CNNx16_n_q0 to CNNx16_n_q3 in the documentation.

27.2.1 Block Diagram

Figure 27-2 shows a block diagram of a single CNNx16 Processor Quadrant. The MAX78000 includes four CNNx16 processor quadrants. The processor groups are labeled in Figure 27-2 as Group 0 to Group 3.

Figure 27-2: CNNx16_n Processor Quadrant Block Diagram



Analog Devices, Inc. Page 387 of 420



27.3 Memory Configuration

The CNN includes four CNNx16 processor arrays, and each processor array includes 128KB of SRAM, 110KB of mask RAM (MRAM), 512B of bias RAM (BRAM), and 98KB of tornado RAM (TRAM). *Figure 27-3* shows the APB mapping for the CNN and the Quad CNNx16n processor arrays.

Figure 27-3: CNN Global and Quad CNNx16n Processor Array APB Memory Map

0x50C1_FFFF			128KB SRAM
0x50C0_0000 0x50BF FFFF			Reserved
0x509C 0000			***************************************
0x509B_FFFF			110KB Ma sk RAM 16 Bo dks of 16KB (256KB) allocated space.
0x5098_0000			Only the lower 6,912B of each block has Mask RAM.
0x5097_FFFF 0x5095_0000			Reserved
0x5094_FFFF			98KB TRAM 16 Books of 16KB (256KB) allocated space.
0x5091_0000			Only the lower 6,144B of each block has TRAM.
0x5090_9FFF 0x5090_8000			512B Bias RAM 32KB allocated space
0x5090_7FFF		t 2	Reserved
0x5090_5000 0x5090 4FFF	S	CNNx16_0 Quadrant 2	
0x5090 1000	APB Access	Qua	Global Contol and Status
0x5090_0FFF	эв А	0_9	Reserved
0x5090_0A90 0x5090 0A8F	A	ž	
0x5090_0A10		S	Per Layer Control and Status
0x5090_0A0F			Reserved
0x5090_0994 0x5090_0993			
0x5090 0990			Global Contol and Status
0x5090 <u>0</u> 98F			Reserved
0x5090_0930 0x5090 092F			
0x5090 0810			Per Stream Control and Status
0x5090_080F			Per Layer Control and Status
0x5090_0010 0x5090 000F			
0x5090_0000			Global Contol and Status

0x5090_0000							
0x5041_FFFF			128KB SRAM				
0x5040_0000			1201.0001.01				
0x503F_FFFF			Reserved				
0x501C_0000 0x501B_FFFF			110KB Mask RAM				
0.00000			16 Blo dks of 16KB (256KB) allocated space.				
0x5018_0000			Only the lower 6,912B of each block has Mask RAM.				
0x5017_FFFF			Reserved				
0x5015_0000			98KB TRAM				
0x5014_FFFF			16 Bio oks of 16KB (256KB) allocated space.				
0x5011_0000			Only the lower 6,144B of each block has TRAM.				
0x5010_9FFF			512B Bias RAM				
0x5010_8000 0x5010_7FFF			32KB allocated space				
_		C NNx16_0 Quadrant 0	Reserved				
0x5010_5000 0x5010_4FFF	ess	la l					
_		na	Global Contol and Status				
0x5010_1000 0x5010_0FFF		g					
_		9	Reserved				
0x5010_0A90 0x5010_0A8F		ž					
_		Z	Per Layer Control and Status				
0x5010_0A10 0x5010_0A0F							
0x5010 0994	8		Reserved				
0x5010_0993	APB Access						
0x5010_0990	¥		Global Contol and Status				
0x5010_098F							
0x5010 0930			Reserved				
0x5010_0936							
0x5010 0810			Per Stream Control and Status				
0x5010_080F			5				
0x5010 0010			Per La yer Control and Status				
0x5010 000F			01110-111-1011				
0x5010 0000			Global Contol and Status				
0x500F_FFFF			5 .				
0x5000_1004			Reserved				
0x5000_1003		타					
0x5000 1000		ĕ	AON Control				
0x5000_1000		0					
_		AON and FFO Control	Reserved				
0x5000_0017 0x5000_0018		pu					
_		Z	Quadrant FIFO Write Data				
0x5000_0008 0x5000_0007		AO					
_			Quad rant FIFO Control and Status				
0x5000 0000							

0x5000_0000

0x5101_FFFF		I	128KB SRAM
0x5100_0000 0x50FF_FFFF			Reserved
0x50DC_0000 0x50DB_FFFF			110KB Mask RAM
0x50D8_0000			16 Bio dks of 16KB (256KB) allocated space. Only the lower 6,912B of each block has Mask RAM.
0x50D7_FFFF 0x50D5_0000			Reserved
0x50D4_FFFF 0x50D1 0000			96KB TRAM 16 Blo dks of 16KB (256KB) allocated space. Only the lower 6,144B of each block has TRAM.
0x50D0_9FFF 0x50D0_8000			512B Bias RAM 32KB allocated space
0x50D0_7FFF		ıt 3	Reserved
0x50D0_5000 0x50D0_4FFF	SS	adrar	Global Contol and Status
0x50D0_1000 0x50D0_0FFF	Ααсе	APB Access CNNx16_0 Quadrant 3	
0x50D0_0111	APB		Reserved
0x50D0_0A8F 0x50D0 0A10			Per La yer Control and Status
0x50D0 <u>0</u> 0A0F			Reserved
0x50D0_0994 0x50D0_0993			Global Contol and Status
0x50D0_0990 0x50D0_098F			Giodai Coniol and Status
0x50D0_0930			Reserved
0x50D0_092F 0x50D0 0810			Per Stream Control and Status
0x50D0_080F			Per La yer Control and Status
0x50D0_0010 0x50D0_000F			,
0x50D0_0000			Global Contol and Status

0x5081_FFFF 0x5080 0000			128KB SRAM
0x507F_FFFF 0x505C_0000			Reserved
0x505B_FFFF			110KB Mask RAM 16 Blocks of 16KB (256KB) allocated space.
0x5058_0000 0x5057_FFFF			Only the lower 6,912B of each block has Mask RAM.
0x5057_FFFF 0x5055_0000			Reserved
0x5054_FFFF 0x5051 0000			98KB TRAM 16 Blo dxs of 16KB (256KB) allocated space. Only the lower 6,144KB of each block has TRAM.
0x5050_9FFF			512B Bias RAM
0x5050_8000 0x5050 7FFF			32KB allocated space
0x5050_7FFF		ant 1	Reserved
0x5050_4FFF 0x5050_1000	cess	nadra	Global Contol and Status
0x5050_0FFF	APB Access	D 0 ⁻ 9	Reserved
0x5050_0A90 0x5050_0A8F	Α	APB Access C NNx16_0 Quadrant 1	Deal are a Control and Clature
0x5050_0A10 0x5050 0A0F			Per Layer Control and Status
0x5050_0A0F			Reserved
0x5050_0993 0x5050 0990			Global Contol and Status
0x5050_098F		ı	Reserved
0x5050_0930			110001100
0x5050_092F 0x5050 0810			Per Stream Control and Status
0x5050_080F			Per La yer Control and Status
0x5050_0010 0x5050_000F			Global Contol and Status
0x5050_0000			Global Contor and Claudo

Analog Devices, Inc. Page 388 of 420



27.3.1 CNNx16_n TRAM Details

Each CNNx16 processor array includes 98KB of Tornado RAM (TRAM); however, the memory allocated to this region spans 256KB addressable memory. The TRAM is arranged as 16 blocks of 16KB of addressable memory space; however, only 6,144B of each of these 16 blocks contains TRAM. The TRAM is organized as 3,072×16-bits and due to memory alignment it consumes 12KB space within the allocated 16KB.

Table 27-1, Table 27-2, Table 27-3, and Table 27-4 show each of the four CNNx16 Processor Array's TRAM start address and the valid TRAM end address for the 16 TRAM blocks. Memory addresses between the Valid TRAM Block End Address and the Block End Address are invalid memory addresses and are not used.

Table 27-1: CNNx16 Processor Array 0 TRAM Mapping Details (APB Accessible)

CNN Quadrant#	TRAM Block	Size	Allocated Size	Start Address	Valid TRAM Block End Address	Block End Address
	0	6,144B	16KB	0x5011 0000	0x5011 2FFF	0x5011 3FFF
	1	6,144B	16KB	0x5011 4000	0x5011 6FFF	0x5011 7FFF
	2	6,144B	16KB	0x5011 8000	0x5011 AFFF	0x5011 BFFF
	3	6,144B	16KB	0x5011 C000	0x5011 EFFF	0x5011 FFFF
	4	6,144B	16KB	0x5012 0000	0x5012 2FFF	0x5012 3FFF
	5	6,144B	16KB	0x5012 4000	0x5012 6FFF	0x5012 7FFF
	6	6,144B	16KB	0x5012 8000	0x5012 AFFF	0x5012 BFFF
CNNx16 0	7	6,144B	16KB	0x5012 C000	0x5012 EFFF	0x5012 FFFF
CMMX10_0	8	6,144B	16KB	0x5013 0000	0x5013 2FFF	0x5013 3FFF
	9	6,144B	16KB	0x5013 4000	0x5013 6FFF	0x5013 7FFF
	10	6,144B	16KB	0x5013 8000	0x5013 AFFF	0x5013 BFFF
	11	6,144B	16KB	0x5013 C000	0x5013 EFFF	0x5013 FFFF
	12	6,144B	16KB	0x5014 0000	0x5014 2FFF	0x5014 3FFF
	13	6,144B	16KB	0x5014 4000	0x5014 6FFF	0x5014 7FFF
	14	6,144B	16KB	0x5014 8000	0x5014 AFFF	0x5014 BFFF
	15	6,144B	16KB	0x5014 C000	0x5014 EFFF	0x5014 FFFF

Table 27-2: CNNx16 Processor Array 1 TRAM Mapping Details (APB Accessible)

CNN Quadrant#	TRAM Block	Size	Allocated Size	Start Address	Valid TRAM Block End Address	Block End Address
	0	6,144B	16KB	0x5051 0000	0x5051 2FFF	0x5051 3FFF
	1	6,144B	16KB	0x5051 4000	0x5051 6FFF	0x5051 7FFF
	2	6,144B	16KB	0x5051 8000	0x5051 AFFF	0x5051 BFFF
	3	6,144B	16KB	0x5051 C000	0x5051 EFFF	0x5051 FFFF
	4	6,144B	16KB	0x5052 0000	0x5052 2FFF	0x5052 3FFF
CNNx16_1	5	6,144B	16KB	0x5052 4000	0x5052 6FFF	0x5052 7FFF
	6	6,144B	16KB	0x5052 8000	0x5052 AFFF	0x5052 BFFF
	7	6,144B	16KB	0x5052 C000	0x5052 EFFF	0x5052 FFFF
	8	6,144B	16KB	0x5053 0000	0x5053 2FFF	0x5053 3FFF
	9	6,144B	16KB	0x5053 4000	0x5053 6FFF	0x5053 7FFF
	10	6,144B	16KB	0x5053 8000	0x5053 AFFF	0x5053 BFFF

Analog Devices, Inc. Page 389 of 420



CNN Quadrant#	TRAM Block	Size	Allocated Size	Start Address	Valid TRAM Block End Address	Block End Address
	11	6,144B	16KB	0x5053 C000	0x5053 EFFF	0x5053 FFFF
	12	6,144B	16KB	0x5054 0000	0x5054 2FFF	0x5054 3FFF
	13	6,144B	16KB	0x5054 4000	0x5054 6FFF	0x5054 7FFF
	14	6,144B	16KB	0x5054 8000	0x5054 AFFF	0x5054 BFFF
	15	6,144B	16KB	0x5054 C000	0x5054 EFFF	0x5054 FFFF

Table 27-3: CNNx16 Processor Array 2 TRAM Mapping Details (APB Accessible)

CNN Quadrant#	TRAM Block	Size	Allocated Size	Start Address	Valid TRAM Block End Address	Block End Address
	0	6,144B	16KB	0x5091 0000	0x5091 2FFF	0x5091 3FFF
	1	6,144B	16KB	0x5091 4000	0x5091 6FFF	0x5091 7FFF
	2	6,144B	16KB	0x5091 8000	0x5091 AFFF	0x5091 BFFF
	3	6,144B	16KB	0x5091 C000	0x5091 EFFF	0x5091 FFFF
	4	6,144B	16KB	0x5092 0000	0x5092 2FFF	0x5092 3FFF
	5	6,144B	16KB	0x5092 4000	0x5092 6FFF	0x5092 6FFF
	6	6,144B	16KB	0x5092 8000	0x5092 AFFF	0x5092 BFFF
CNNv16 2	7	6,144B	16KB	0x5092 C000	0x5092 EFFF	0x5092 FFFF
CNNx16_2	8	6,144B	16KB	0x5093 0000	0x5093 2FFF	0x5093 3FFF
	9	6,144B	16KB	0x5093 4000	0x5093 6FFF	0x5093 7FFF
	10	6,144B	16KB	0x5093 8000	0x5093 AFFF	0x5093 BFFF
	11	6,144B	16KB	0x5093 C000	0x5093 EFFF	0x5093 FFFF
	12	6,144B	16KB	0x5094 0000	0x5094 2FFF	0x5094 3FFF
	13	6,144B	16KB	0x5094 4000	0x5094 6FFF	0x5094 7FFF
	14	6,144B	16KB	0x5094 8000	0x5094 AFFF	0x5094 BFFF
	15	6,144B	16KB	0x5094 C000	0x5094 EFFF	0x5094 FFFF

Table 27-4: CNNx16 Processor Array 3 TRAM Mapping Details (APB Accessible)

CNN Quadrant#	TRAM Block	Size	Allocated Size	Start Address	Valid TRAM Block End Address	Block End Address
	0	6,144B	16KB	0x50D1 0000	0x50D1 2FFF	0x50D1 3FFF
	1	6,144B	16KB	0x50D1 4000	0x50D1 6FFF	0x50D1 7FFF
	2	6,144B	16KB	0x50D1 8000	0x50D1 AFFF	0x50D1 BFFF
	3	6,144B	16KB	0x50D1 C000	0x50D1 EFFF	0x50D1 FFFF
	4	6,144B	16KB	0x50D2 0000	0x50D2 2FFF	0x50D2 3FFF
CNNv16 2	5	6,144B	16KB	0x50D2 4000	0x50D2 6FFF	0x50D2 7FFF
CNNx16_3	6	6,144B	16KB	0x50D2 8000	0x50D2 AFFF	0x50D2 BFFF
	7	6,144B	16KB	0x50D2 C000	0x50D2 EFFF	0x50D2 FFFF
	8	6,144B	16KB	0x50D3 0000	0x50D3 2FFF	0x50D3 3FFF
	9	6,144B	16KB	0x50D3 4000	0x50D3 6FFF	0x50D3 7FFF
	10	6,144B	16KB	0x50D3 8000	0x501D3 AFFF	0x501D3 BFFF
	11	6,144B	16KB	0x50D3 C000	0x50D3 EFFF	0x50D3 FFFF

Analog Devices, Inc. Page 390 of 420



CNN Quadrant#	TRAM Block	Size	Allocated Size	Start Address	Valid TRAM Block End Address	Block End Address
	12	6,144B	16KB	0x50D4 0000	0x50D4 2FFF	0x50D4 3FFF
	13	6,144B	16KB	0x50D4 4000	0x50D4 6FFF	0x50D4 7FFF
	14	6,144B	16KB	0x50D4 8000	0x50D4 AFFF	0x50D4 BFFF
	15	6,144B	16KB	0x50D4 C000	0x50D4 EFFF	0x50D4 FFFF

27.3.2 CNNx16 n MRAM Details

Each CNNx16 processor array includes 110KB of MRAM; however, the memory allocated to this region spans 256KB address space. The MRAM is arranged as 16 blocks of 16KB of addressable memory space; however, only the first 6,912B of each of these 16 blocks contains usable MRAM. Each MRAM instance is organized as 768×72-bits. The MRAM uses 128-bits of address space for each 72-bits of MRAM. Due to memory alignment it consumes 12KB space within the allocated 16KB.

The following tables below (*Table 27-5, Table 27-6, Table 27-7*, and *Table 27-8*) show each of the four CNNx16 Processor Array's MRAM start address and the valid MRAM end address for the 16 MRAM blocks. Memory addresses between the *Valid MRAM Block End Address* and the *Block End Address* are invalid memory addresses and are not used.

Table 27-5: CNNx16 Processor Array 0 MRAM Mapping Details (APB Accessible)

CNN Quadrant#	MRAM Block	Size	Allocated Size	MRAM Block Start Address	Valid MRAM Block End Address	Block End Address
	0	6,912B	16KB	0x5018 0000	0x5018 2FFF	0x5018 3FFF
	1	6,912B	16KB	0x5018 4000	0x5018 6FFF	0x5018 7FFF
	2	6,912B	16KB	0x5018 8000	0x5018 AFFF	0x5018 BFFF
	3	6,912B	16KB	0x5018 C000	0x5018 EFFF	0x5018 FFFF
	4	6,912B	16KB	0x5019 0000	0x5019 2FFF	0x5019 3FFF
	5	6,912B	16KB	0x5019 4000	0x5019 6FFF	0x5019 7FFF
	6	6,912B	16KB	0x5019 8000	0x5019 AFFF	0x5019 BFFF
CNNx16 0	7	6,912B	16KB	0x5019 C000	0x5019 EFFF	0x5019 FFFF
CININX16_0	8	6,912B	16KB	0x501A 0000	0x501A 2FFF	0x501A 3FFF
	9	6,912B	16KB	0x501A 4000	0x501A 6FFF	0x501A 7FFF
	10	6,912B	16KB	0x501A 8000	0x501A AFFF	0x501A BFFF
	11	6,912B	16KB	0x501A C000	0x501A EFFF	0x501A FFFF
	12	6,912B	16KB	0x501B 0000	0x501B 2FFF	0x501B 3FFF
	13	6,912B	16KB	0x501B 4000	0x501B 6FFF	0x501B 7FFF
	14	6,912B	16KB	0x501B 8000	0x501B AFFF	0x501B BFFF
	15	6,912B	16KB	0x501B C000	0x501B EFFF	0x501B FFFF

Table 27-6: CNNx16 Processor Array 1 MRAM Mapping Details (APB Accessible)

CNN Quadrant#	MRAM Block	Size	Allocated Size	MRAM Block Start Address	Valid MRAM Block End Address	Block End Address
	0	6,912B	16KB	0x5058 0000	0x5058 2FFF	0x5058 3FFF
CNNx16 1	1	6,912B	16KB	0x5058 4000	0x5058 6FFF	0x5058 7FFF
CINIXIO_I	2	6,912B	16KB	0x5058 8000	0x5058 AFFF	0x5058 BFFF
	3	6,912B	16KB	0x5058 C000	0x5058 EFFF	0x5058 FFFF

Analog Devices, Inc. Page 391 of 420



CNN Quadrant#	MRAM Block	Size	Allocated Size	MRAM Block Start Address	Valid MRAM Block End Address	Block End Address
	4	6,912B	16KB	0x5059 0000	0x5059 2FFF	0x5059 3FFF
	5	6,912B	16KB	0x5059 4000	0x5059 6FFF	0x5059 7FFF
	6	6,912B	16KB	0x5059 8000	0x5059 AFFF	0x5059 BFFF
	7	6,912B	16KB	0x5059 C000	0x5059 EFFF	0x5059 FFFF
	8	6,912B	16KB	0x505A 0000	0x505A 2FFF	0x505A 3FFF
	9	6,912B	16KB	0x505A 4000	0x505A 6FFF	0x505A 7FFF
	10	6,912B	16KB	0x505A 8000	0x505A AFFF	0x505A BFFF
	11	6,912B	16KB	0x505A C000	0x505A EFFF	0x505A FFFF
	12	6,912B	16KB	0x505B 0000	0x505B 2FFF	0x505B 3FFF
	13	6,912B	16KB	0x505B 4000	0x505B 6FFF	0x505B 7FFF
	14	6,912B	16KB	0x505B 8000	0x505B AFFF	0x505B BFFF
	15	6,912B	16KB	0x505B C000	0x505B EFFF	0x505B FFFF

Table 27-7: CNNx16 Processor Array 2 MRAM Mapping Details (APB Accessible)

CNN Quadrant#	MRAM Block	Size	Allocated Size	Start Address	Valid MRAM Block End Address	Block End Address
	0	6,912B	16KB	0x5098 0000	0x5098 2FFF	0x5098 3FFF
	1	6,912B	16KB	0x5098 4000	0x5098 6FFF	0x5098 7FFF
	2	6,912B	16KB	0x5098 8000	0x5098 AFFF	0x5098 CFFF
	3	6,912B	16KB	0x5098 C000	0x5098 EFFF	0x5098 FFFF
	4	6,912B	16KB	0x5099 0000	0x5099 2FFF	0x5099 3FFF
	5	6,912B	16KB	0x5099 4000	0x5099 6FFF	0x5099 7FFF
	6	6,912B	16KB	0x5099 8000	0x5099 AFFF	0x5099 BFFF
CNINV16 2	7	6,912B	16KB	0x5099 C000	0x5099 EFFF	0x5099 FFFF
CNNx16_2	8	6,912B	16KB	0x509A 0000	0x509A 2FFF	0x509A 3FFF
	9	6,912B	16KB	0x509A 4000	0x509A 6FFF	0x509A 7FFF
	10	6,912B	16KB	0x509A 8000	0x509A AFFF	0x509A BFFF
	11	6,912B	16KB	0x509A C000	0x509A 3FFF	0x509A FFFF
	12	6,912B	16KB	0x509B 0000	0x509B 2FFF	0x509B 3FFF
	13	6,912B	16KB	0x509B 4000	0x509B 6FFF	0x509B 7FFF
	14	6,912B	16KB	0x509B 8000	0x509B AFFF	0x509B BFFF
	15	6,912B	16KB	0x509B C000	0x509B EFFF	0x509B FFFF

Table 27-8: CNNx16 Processor Array3 MRAM Mapping Details (APB Accessible)

CNN Quadrant#	MRAM Block	Size	Allocated Size	Memory Start Address	Valid MRAM Block End Address	Block End Address
	0	6,912B	16KB	0x50D8 0000	0x50D8 2FFF	0x50D8 3FFF
	1	6,912B	16KB	0x50D8 4000	0x50D8 6FFF	0x50D8 7FFF
CNNx16_3	2	6,912B	16KB	0x50D8 8000	0x50D8 AFFF	0x50D8 CFFF
	3	6,912B	16KB	0x50D8 C000	0x50D8 EFFF	0x50D8 FFFF
	4	6,912B	16KB	0x50D9 0000	0x50D9 2FFF	0x50D9 3FFF

Analog Devices, Inc. Page 392 of 420



CNN Quadrant#	MRAM Block	Size	Allocated Size	Memory Start Address	Valid MRAM Block End Address	Block End Address
	5	6,912B	16KB	0x50D9 4000	0x50D9 6FFF	0x50D9 7FFF
	6	6,912B	16KB	0x50D9 8000	0x50D9 AFFF	0x50D9 BFFF
	7	6,912B	16KB	0x50D9 C000	0x50D9 EFFF	0x50D9 FFFF
	8	6,912B	16KB	0x50DA 0000	0x50DA 2FFF	0x50DA 3FFF
	9	6,912B	16KB	0x50DA 4000	0x50DA 6FFF	0x50DA 7FFF
	10	6,912B	16KB	0x50DA 8000	0x50DA AFFF	0x50DA BFFF
	11	6,912B	16KB	0x50DA C000	0x50DA EFFF	0x50DA FFFF
	12	6,912B	16KB	0x50DB 0000	0x50DB 2FFF	0x50DB 3FFF
	13	6,912B	16KB	0x50DB 4000	0x50DB 6FFF	0x50DB 7FFF
	14	6,912B	16KB	0x50DB 8000	0x50DB AFFF	0x50DB BFFF
	15	6,912B	16KB	0x50DB C000	0x50DB EFFF	0x50DB FFFF

27.4 CNN Global Registers (CNN)

See *Table 3-3* for the base address of this peripheral/module. There is one instance of the CNN in the MAX78000. The global CNN registers are shown in *Table 27-9*. See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Table 27-9: Global CNN Register Summary

Offset	Register	Description
[0x0000]	CNN_FIFO_CTRL	CNN FIFO Control Register
[0x0004]	CNN_FIFO_STAT	CNN FIFO Status Register
[8000x0]	CNN_FIFO_WR0	CNN FIFO 0 Write Register
[0x000C]	CNN_FIFO_WR1	CNN FIFO 1 Write Register
[0x0010]	CNN_FIFO_WR2	CNN Fast FIFO 2 Write Register
[0x0014]	CNN_FIFO_WR3	CNN FIFO 3 Write Register
[0x1000]	CNN_AOD_CTRL	CNN AoD Control Register

27.4.1 Global CNN Register Details

Table 27-10: CNN FIFO Control Register

CNN FIFO	Control			CNN_FIF0_CTRL	[0x0000]	
Bits	Field	Access	Reset	Reset Description		
31:28	almost_empty_int_en	R/W	0	FIFO Almost Empty Interrupt Enable Each bit of this field maps to one of the CNNx16_n quadrants. Bit 3 maps to CNNx16_n_q3, bit 2 maps to CNNx16_n_q2, bit 1 maps to CNNx16_n_q1, and bit 0 maps to CNNx16_n_q0. Set this field to 1 to enable an interrupt event based on the CNN_FIFO_CTRL.empty_thresh flag. Enable the interrupt for all quadrants by setting this field to 0b1111.		
27:24	almost_full_int_en	R/W	0	CNNx16_n_q3, bit 2 maps to C bit 0 maps to CNNx16_n_q0. S	ne of the CNNx16_n quadrants. Bit 3 maps to NNx16_n_q2, bit 1 maps to CNNx16_n_q1, and et this field to 1 to enable an interrupt event hreshold flag, CNN_FIFO_CTRL.full_thresh. Enable	

Analog Devices, Inc. Page 393 of 420



CNN FIFO Control				CNN_FIFO_CTRL [0x0000]		
Bits	Field	Access	Reset	Description		
23:20	empty_int_en	R/W	0	FIFO Empty Interrupt Enable		
				Each bit of this field maps to one of the CNNx16_n quadrants. Bit 3 maps to CNNx16_n_q3, bit 2 maps to CNNx16_n_q2, bit 1 maps to CNNx16_n_q1, and bit 0 maps to CNNx16_n_q0. Set this field to 1 to enable an interrupt event based on the FIFO empty flag. Enable the interrupt for all quadrants by setting this field to 0b1111		
19:16	full_int_en	R/W	R/W 0 FIFO Full Interrupt Enable			
				Each bit of this field maps to one of the CNNx16_n quadrants. Bit 3 maps to CNNx16_n_q3, bit 2 maps to CNNx16_n_q2, bit 1 maps to CNNx16_n_q1, and bit 0 maps to CNNx16_n_q0. Set this field to 1 to enable an interrupt event based on the FIFO full flag. Enable the interrupt for all quadrants by setting this field to 0b1111.		
15:12	fifo_en	R/W	0	Per FIFO Enable		
				Set this field to 1 to enable the corresponding FIFO for the specified CNNx16_n quadrant. Each bit of this field maps to one of the CNNx16_n quadrants. Bit 3 maps to CNNx16_n_q3, Bit 2 maps to CNNx16_n_q2, Bit1 maps to CNNx16_n_q1 and Bit 0 maps to CNNx16_n_q0. Note: Unused FIFOs must be disabled.		
11	fifo_cpl	R/W	0	_	FIFOs to operate in lockstep. Data available status ng identical write pointer values.	
				0: FIFOs are not coupled 1: FIFOs are coupled and ope	erate in lockstep	
10	-	RO	0	Reserved		
9:7	empty_thresh R/W	0	FIFO Almost Empty Threshold			
				If the difference between the (read_pointer - write_pointer) empty flag is set.	write and read pointer I falls below this number of bytes, the almost	
				0 to 7: Sets the FIFO Almost	Empty Threshold to the value written.	
6:5	-	RO	0	Reserved		
4:2	full_thresh	R/W	0	FIFO Almost Full Threshold This flag is set if the difference between the write and read pointer (read_pointer - write_pointer) exceeds this number of bytes, the almost full flag is set. 0 to 7: Sets the FIFO Almost Full Threshold to the value written.		
1:0	rdy_sel	R/W	b11	APB Wait State Selection	- I - I - I - I - I - I - I - I - I - I	
				This field determines the num	ber of wait states added during an APB access.	
				0b00: 0 wait states 0b01: 1 wait state 0b10: 2 wait states 0b11: 3 wait states		
				Note: Write operations load th	ne data one clock before the end of the cycle.	

Table 27-11:CNN FIFO Status Register

CNN FIFO Status				CNN_FIF0_STAT	[0x0004]
Bits	Field	Access	Reset	Description	
31:22	-	RO	0	Reserved	

Analog Devices, Inc. Page 394 of 420



CNN FIFC	CNN FIFO Status			CNN_FIF0_STAT	[0x0004]
Bits	Field	Access	Reset	Description	
21	rptr_eq	R	0	FIFO Read Pointers Equal	
				This bit is set when all active FIFO read pointers are equal	
20	wptr_eq	R	0	FIFO Write Pointers Equal	
				This bit is set when all active FI	FO write pointers are equal
19	fifos_almost_empty	R	0	Aggregate FIFO Almost Empty	
				This field is a logical OR of indiv	vidual FIFO almost empty statuses.
18	fifos_almost_full	R	0	Aggregate FIFO Almost Full Sta	
				This field is a logical AND of inc	dividual FIFO almost full statuses.
17	fifos_empty	R	0	Aggregate FIFO Empty Status	
				This field is a logical OR of indiv	vidual FIFO empty statuses.
16	fifos_full	R	0	Aggregate FIFO Full Status	
				This field is a logical AND of individual FIFO full statuses.	
15:12	almost_empty				
				If a bit in this field reads 1, the corresponding FIFO is almost empty. Each bit corresponds to a FIFO with almost_empty[0] mapped to CNNx16_n FIFO0. This status is persistent until the condition changes or until software disables the	
				FIFO.	
11:8	almost_full	R	0	Per FIFO Almost Full Status	
				If a bit in this field reads 1, the corresponding FIFO is almost full. Each bit corresponds to a FIFO with almost_full[0] mapped to CNNx16_n FIFO0. This status is persistent until the condition changes or until software disables the FIFO.	
7:4	empty	R	0	Per FIFO Empty Status	
				corresponds to a FIFO with em	corresponding FIFO is empty. Each bit pty[0] mapped to CNNx16_n FIFO0. This status is hanges or until software disables the FIFO.
3:0	full	R	0	Per FIFO Full Status	
				If a bit in this field reads 1, the corresponding FIFO is full. Each bit corresponds to a FIFO with full[0] mapped to CNNx16_n FIFO0. The status is persistent until the condition changes or until software disables the FIFO.	

Table 27-12: CNN FIFO 0 Write Register

CNN FIFO 0 Write				CNN_FIFO_WR0	[0x0008]	
Bits	Field	Access	Reset	Reset Description		
31:0	data	R/W	0	0 FIFO 0 Data		
				CNNx16_n FIFO 0 data register.		

Table 27-13: CNN FIFO 1 Write Register

CNN FIFO 1 Write				CNN_FIFO_WR1	[0x000C]
Bits	Field	Access	Reset	Description	
31:0	data	R/W	0	FIFO 1 Data	
				CNNx16_n FIFO 2 data register	

Analog Devices, Inc. Page 395 of 420



Table 27-14: CNN FIFO 2 Write Register

CNN FIFO 2 Write				CNN_FIFO_WR2	[0x0010]
Bits	Field	Access	Reset	Description	
31:0	data	R/W	0	FIFO 2 Data	
				CNNx16_n FIFO 2 data register.	

Table 27-15: CNN FIFO 3 Write Register

CNN FIFO 3 Write				CNN_FIFO_WR3	[0x0014]
Bits	Field	Access	Reset	Reset Description	
31:0	data	R/W	0	0 FIFO 3 Data	
				CNNx16_n FIFO 3 data register	

Table 27-16: CNN Always On Domain Control Register

CNN Always On Domain Control				CNN_AOD_CTRL	[0x1000]
Bits	Field	Access	Reset	Description	
31:20	-	RO	0	Reserved	
19:16	rm	R/W	0	MRAM Read Margin MSB Each bit of this field maps to one of the four CNNx16_n quadrants. Bit 0 maps to CNNx16_n_q0, Bit 1 maps to CNNx16_n_q1, bit 2 maps to CNNx16_n_q2, and bit 3 maps to CNNx16_n_q3.	
15:12	pd	R/W	0	MRAM Power Down Enable	
				Each bit of this field maps to a CNNx16_n quadrant. Setting the quadrant's bit position to 1 shuts down power to the MRAM in the CNNx16_n quadrant. Write 0b1111 to this field to power down all CNNx16_n quadrants' MRAM. When a CNNx16_n quadrant's MRAM is put into power down mode, the contents of the MRAM are <i>not</i> maintained.	
				down state.	rresponding CNNx16_n's MRAM is not in a power rresponding CNNx16_n's MRAM is in a power
					of the Low Power Mode settings. See Operating in the system's low-power modes and their effect adrant memories.
11:8	dsleep	R/W	0	MRAM Deep Sleep Enable	
				position to 1 puts the specified 0b1111 to this field to put all f sleep mode. When a CNNx16_	CNNx16_n quadrant. Setting the quadrant's bit d CNNx16_n's MRAM in a deep sleep state. Write four of the CNNx16_n quadrant's MRAM in deep n quadrant's MRAM is in deep sleep, the contents the memory cannot be accessed.
				sleep.	rresponding CNNx16_n's MRAM is not in deep rresponding CNNx16_n's MRAM is in deep sleep.
				Note: This field is independent	of the Low Power Mode settings. See Operating n the system's low-power modes and their effect
7:2	-	RO	0	Reserved	

Analog Devices, Inc. Page 396 of 420



CNN Alwa	ys On Domain Conti	rol		CNN_AOD_CTRL	[0x1000]	
Bits	Field	Access	Reset	Reset Description		
1:0	rdy_sel	R/W	b11	APB Wait State Selection		
				This field determines the number of wait states added during an APB access.		
				0: 0 wait states		
				1: 1 wait state		
				2: 2 wait states		
				3: 3 wait states		
				Note: Write operations load th	ne data one clock before the end of the cycle.	

27.5 CNNx16 Processor Array (CNNx16_n) Registers

The CNN includes four ×16 Processor Arrays, referred to as CNNx16_n. Each processor array includes a dedicated FIFO interface allowing configuration, status, and write access to each of the four CNNx16_n's individual memory spaces. The table below shows the Base Address for each of the four CNNx16_n processor arrays.

Table 27-17: CNNx16_n Instances and Base Offset Address

Base Offset Address Processor Array		Description
[0x0010 0000]	CNNx16_0	CNN ×16 Processor Array 0
[0x0050 0000]	CNNx16_1	CNN ×16 Processor Array 1
[0x0090 0000]	CNNx16_2	CNN ×16 Processor Array 2
[0x00D0 0000]	CNNx16_3	CNN ×16 Processor Array 3

27.5.1 CNNx16_n Instances and Base Offset Addresses

Table 27-17 shows the base address for each of the four CNNx16 processor arrays. Each CNNx16 processor array has its own independent set of registers shown in *Table 27-18*. The base address for a specific CNNx16_n processor array is calculated by adding the CNNx16_n base offset address to the global CNN base address shown in *Table 3-3*. Register names for a specific instance are defined by replacing "n" with the instance number. As an example, a register PERIPHERALn_CTRL resolves to PERIPHERALO CTRL and PERIPHERAL1 CTRL for instances 0 and 1, respectively.

See *Table 1-1* for an explanation of the read and write access of each field. Unless specified otherwise, all fields are reset on a system reset, soft reset, POR, and the peripheral-specific resets.

Table 27-18: CNNx16_n Processor Array Registers

Offset	Register	Description	
[0x0000] CNNx16_n_CTRL		CNNx16_n Control Register	
[0x0004]	CNNx16_n_SRAM	CNNx16_n SRAM Control Register	
[0x0008]	CNNx16_n_LCNT_MAX	CNNx16_n Layer Count Maximum Register	
[0x000C]	CNNx16_n_TEST	CNNx16_n SRAM Test Register	
[0x0990]	CNNx16_n_IFRM	CNNx16_n Input FIFO Frame Size Register	
[0x1000]	CNNx16_n_MLAT	CNNx16_n Mlator Data Register	
[0x0010]-[0x008C]	CNNx16_n_Ly_RCNT	CNNx16_n_Ly Row Count Register	
[0x0090]-[0x010C]	CNNx16_n_Ly_CCNT	CNNx16_n_Ly Column Count Register	
[0x0110]-[0x018C]	CNNx16_n_Ly_ONED	CNNx16_n_Ly One Dimensional Control Register	
[0x0190]-[0x020C]	CNNx16_n_Ly_PRCNT	CNNx16_n_Ly Pool Row Count Register	
[0x0210]-[0x028C]		CNNx16_n_Ly Pool Column Count Register	
[0x0290]-[0x030C]	CNNx16_n_Ly_STRIDE	CNNx16_n_Ly Stride Count Register	

Analog Devices, Inc. Page 397 of 420



Offset	Register	Description
[0x0310]-[0x038C]	CNNx16_n_Ly_WPTR_BASE	CNNx16_n_Ly Write Pointer Base Address Register
[0x0390]-[0x040C]	CNNx16_n_Ly_WPTR_TOFF	CNNx16_n_Ly Write Pointer Timeslot Offset Register
[0x0410]-[0x048C]	CNNx16_n_Ly_WPTR_MOFF	CNNx16_n_Ly Write Pointer Mask Offset Register
[0x0490]-[0x050C]	CNNx16_n_Ly_WPTR_CHOFF	CNNx16_n_Ly Write Pointer Multi-Pass Channel Offset Register
[0x0510]-[0x058C]	CNNx16_n_Ly_RPTR_BASE	CNNx16_n_Ly Read Pointer Base Address Register
[0x0590]-[0x060C]	CNNx16_n_Ly_LCTRL0	CNNx16_n_Ly Layer Control 0 Register
[0x0610]-[0x068C]	CNNx16_n_Ly_MCNT	CNNx16_n_Ly Mask Count Register
[0x0690]-[0x070C]	CNNx16_n_Ly_TPTR	CNNx16_n_Ly TRAM Pointer Register
[0x0710]-[0x078C]	CNNx16_n_Ly_EN	CNNx16_n_Ly Enable Register
[0x0790]-[0x080F]	CNNx16_n_Ly_POST	CNNx16_n_Ly Post Processing Register
[0x0A10]-[0x0A8C]	CNNx16_n_Ly_LCTRL1	CNNx16_n_Ly Layer Control 1 Register
[0x0810]-[0x082C]	CNNx16_n_Sz_STRM0	CNNx16_n_Sz Stream Control 0 Register
[0x0890]-[0x08AC]	CNNx16_n_Sz_STRM1	CNNx16_n_Sz Stream Control 1 Register
[0x0910]-[0x092C]	CNNx16_n_Sz_FBUF	CNNx16_n_Sz Stream Frame Buffer Size Register

27.5.2 CNN Per x16 Processor Register Details

Table 27-19: CNNx16_n Control Register

CNNx16_	n Control			CNNx16_n_CTRL	[0x0000]	
Bits	Field	Access	Reset	Description		
31	qupac	R/W	0	QuPac Mode The quad processors pack bit enables parallel processing of the same data by each of the 16 processors in the CNNx16_n. 0: Normal processing mode 1: x16 parallel processing mode Note: FIFO mode must be enabled, CNNx16_n_CTRL.ffifoen set to 1, prior to enabling QuPac mode.		
30	timeshft	R/W	0	Pooling Stage Time Shift When set, one wait state is added to the pooling stage to allow design time closure at a higher clock frequency.		
29:24	fclk_dly	R/W	0	FIFO Clock Delay This field selects the clock delay of the FIFO clock relative to the primary CNN clock. A setting of 0 adds in the minimum delay, and a value of 0x3F adds the maximum delay.		
23	fifogrp	R/W	0	FIFO Group Output Enables sending all "little data" channels to the first 4 processors. When this bit is not set, each byte of FIFO data is directed to the first little data channel of each CNNx16 n processor.		
22	ffifo_en	R/W	0	Fast FIFO Enable This field enables the tightly coupled data path between the MAX78000's CNN_TX fast FIFO and the CNN data SRAMs. The CNN_TX_FIFO is 32 bits wide, with 8 bits being dedicated to each of 4 channels. Channel routing is controlled by the state of the CNNx16_n_CTRL.fifogrp control bit.		

Analog Devices, Inc. Page 398 of 420



CNNx16_i	n Control			CNNx16_n_CTRL	[0x0000]	
Bits	Field	Access	Reset	Description		
21	simple1b	R/W	0	Simple 1-Bit Weights Enable simple logic for 1-bit weights. Setting this bit disables the wide accumulators used to calculate the convolution products and activates simple one-bit logic functions.		
20	mexpress	R/W	0		nable ries using packed data. With this bit set, a change cant bits of the MRAM address triggers a reload of	
19	lilbuf	R/W	0	starting at the CNNx16_n_Ly_RPTF	ble ated read buffer's bounds to a circular buffer R_BASE address and terminating at the en set, the circular buffer is used on all streaming	
18:17	mlatch_sel	R/W	0	SRAM Packed Channel Select Selects which of the four channels in the SRAM read data is packed. 0: Selects channel 0, SRAM data bits 7:0 1: Selects channel 1 SRAM data bits 15:8 2: Selects channel 2 SRAM data bits 23:16 3: Select channel 3 SRAM data bits 31:24		
16	mlat_ld	R/W	0	Mlator Load Data Writing the bit from a 0 to a 1 forces the CNNx16_n_Ly_WPTR_BASE address to be loaded into the Mlator address counter and selects the counter as the SRAM address source. SRAM reads are only possible when CNNx16_n_CTRL.cnn_en is reset to 0.		
15	fifo_en	R/W	0	CNNx16_n_FIFO Enable When set, data for the first (input) layer is taken from the CNN_FIFO_WRn FIFO register. One 4 byte-wide FIFO is dedicated for each of the four processor arrays. The FIFOs are accessed through the APB memory map, and each can be used in a single byte-wide channel mode, a single 4 byte-wide channel mode, or 4 single byte-wide channel mode. The mode is determined by the data configuration written to the FIFO through the APB, the CNNx16_n_CTRL.bigdata/CNNx16_n_Ly_LCTRLO.parallel configuration, and the channel enables.		
14	stream_en	R/W	0	Streaming Mode Enable When set, the streaming mode is enabled for the CNNx16_n processor array. Streaming behavior is defined by the CNN×16_n Processor Stream Registers See Streaming Mode Configuration for additional information. Note: Unexpected behavior is likely when all four CNNx16_n processor arrays are not configured identically for streaming/non-streaming operation. Each CNN_x16_n processor array should be configured identically for streaming or non-streaming operation. See Streaming Mode Configuration for further details.		
13	poolrnd	R/W	0	operation. See Streaming Mode Configuration for further details. Average Pooling Enable When this bit is set, and average pooling is enabled, pooled values are rounded up for remainders greater or equal to 0.5 and down for remainders less than 0.5. 0: Average Pooling Disabled 1: Average Pooling Enabled		

Analog Devices, Inc. Page 399 of 420



CNNx16_i	n Control			CNNx16_n_CTRL	[0x0000]	
Bits	Field	Access	Reset	Description		
12	cnn_irq	R/W	0	CNN Interrupt Enable		
				This read/write bit indicates when the CNN interrupt request is active. It can be written to zero to reset the interrupt request. This interrupt signals the completic of CNN processing and should be masked in the interrupt control logic if not required. It can also be written to 1 to force an interrupt. 0: CNN interrupt not active. 1: CNN interrupt active, write 0 to clear the CNN interrupt.		
11:9	ext_sync	R/W	0	CNNx16_n External Sync Select Each of these bits enable the external sync input from one of the CNN_x16_n processors. These bits allow the CNNx16_n processors to optionally operate in synchronization with one of the other CNNx16_n processors. In the general case, when all 64 processors are operating on a single convolution, CNNx16_0 processor is selected by all four of the CNNx16_n's as the master byte setting ext_sync = 0b001. Combinations of processors can be configured as long as the groups are made up of sequential processors, without gaps.		
8	oneshot	R/W	0	One Shot Layer Mode		
				set. To advance to the next layer, and then set to 1. The low to high	processed when the CNNx16_n_CTRL.cnn_en bit is the CNNx16_n_CTRL.cnn_en bit must be reset to 0 transition causes the CNN state machine to demories can be interrogated between layers 0.	
				0: One-shot layer mode disabled 1: One-shot layer mode enabled		
7	apbclk_en	R/W	0	APB Clock Always On		
				Setting this bit forces the APB cloc only generated to the APB register	ck always on. When this bit is set to 0, clocks are rs during write operations.	
				0: APB clocks are only on when a 1: APB clocks to the CNN APB re		
6	bigdata	R/W	0	Big Data Enable		
					data format that uses four data bytes per read for er words, the four bytes allocated for a group of the first processor of the group.	
5	pool_en	R/W	0	Pooling Enable		
				This bit globally enables pooling for	or all layers.	
				0: Global pooling disabled 1: Global pooling enabled for all	layers.	
				Note: If this bit is set and the CNN. CNNx16_n_Ly_LCTRLO.maxpl_en b	x16_n_CTRL.calcmax bit is not set, the per-layer bits are in effect.	
4	calcmax	R/W	0	Max Pooling Enable		
				This bit globally enables max pool CNNx16_n_CTRL.pool_en bit is set		
				Note that this bit will be in effect, CNNx16_n_CTRL.pool_en bit is 0, 0 bits are set.	per layer, when the global and the per-layer CNNx16_n_Ly_LCTRL0.pool_en	

Analog Devices, Inc. Page 400 of 420



CNNx16_	n Control			CNNx16_n_CTRL	[0x0000]		
Bits	Field	Access	Reset	Description			
3	clk_en	R/W	0	Data Processing Clock Enable			
				Setting this bit enables the clocks to the . This field <i>does not</i> affect the clocks to the APB registers. See the <i>CNNx16_n_CTRL</i> .apbclken bit for the description of the APB clock behavior.			
				Clocks disabled to the Data Processing registers Clocks enabled to the Data Processing registers			
2:1	rdy_sel	R/W	b11	APB Wait State Selection			
				This field determines the number of wait states added during an APB access.			
				Ob00: 0 wait states Ob01: 1 wait state Ob10: 2 wait states Ob11: 3 wait states Note: Write operations load the data one clock before the end of the cycle.			
0	cnn_en	R/W	0	CNN Enable			
					rocessing. Processing is triggered by this field to and back to 1 to perform subsequent CNN		
				0: CNN processing stopped 1: Start CNN processing			
				Note: This field must be written to processing to start.	0 before writing it to 1 for subsequent CNN		

Table 27-20: CNNx16_n SRAM Control Register

CNNx16_	n SRAM Control			CNNx16_n_SRAM	[0x0004]	
Bits	Field	Access	Reset	et Description		
22	Isbram	R/W	0	Bias Memory Light Sleep Setting this bit forces the bias memory into light sleep when the bias memory is not selected by the CNN system or the APB.		
21	Istram	R/W	0	TRAM Light Sleep Setting this bit forces the TRAMs into light sleep when the TRAM is not selected by the CNN system or the APB.		
20	Ismram	R/W	0	MRAM Light Sleep Setting this bit forces the MRAMs into light sleep when the MRAM is not selected by the CNN system or the APB.		
19	Isdram	R/W	0	Data RAM Light Sleep Setting this bit forces the Data RAMs into light sleep when the SRAM is not selected by the CNN system or the APB.		
18:17	-	RO	0	Reserved		
16	pd	R/W	0	I -	INx16_n's SRAM, TRAM, MRAM, and bias memory memory contents are lost in power downstate. t powered down	

Analog Devices, Inc. Page 401 of 420



CNNx16_r	SRAM Control			CNNx16_n_SRAM	[0x0004]		
Bits	Field	Access	Reset	Description	,		
15	ds	R/W	0	CNNx16_n Memory Deep Slee	ep Enable		
				Set this field to 1 to put the CNNx16_n's SRAM, TRAM, MRAM, and bias memory into a deep sleep state. In deep sleep, the memories contents are retained, but peripheral logic is powered down, and the memory cannot be accessed. All memory outputs are set to output 0.			
				0: Memories are not in deep 1: Put the CNNx16_n's mem	o sleep state. ories into a deep sleep state.		
				Note: This field has no effect If (memories powered down).	f the CNNx16_n_SRAM.pd field is set to 1		
14	-	RO	0	Reserved			
13:11	wpulse	R/W	0	Write Pulse Width			
				This field determines the bit linwrites.	ne pulse width applied to the memory during		
				0b000: Use the minimum bit	t line pulse width		
				0b111: Use the maximum bi	•		
				Note: Values of wpulse between between the minimum and ma	en 0 and 7 incrementally set the bit line pulse width aximum values.		
10	wneg_en			Write Negative Voltage Enable			
				This bit enables the <i>CNNx16_n_SRAM.wneg_vol</i> . If this field is 0, the system controls the negative voltage applied to the bit lines.			
				 0: Write negative voltage time is controlled by the system. 1: Write negative voltage time is controlled by the setting in the CNNx16_n_SRAM.wneg_vol field. 			
9:8	wneg_vol	R/W	0	Write Negative Voltage			
				_	ive voltage level applied to the bit lines. This field <u>S_n_SRAM.wneg_en</u> field is set to 1.		
				0: $V_{DD} - 80mV$ 1: $V_{DD} - 120mV$ 2: $V_{DD} - 180mV$			
7:6	ra	R/W	0	3: V _{DD} – 220mV Read Assist Voltage			
7.0		,,,,,			sist value for the SRAM bit lines.		
				0: V_{DD} 1: $V_{DD} - 20mV$ 2: $V_{DD} - 40mV$ 3: $V_{DD} - 60mV$			
				These bits determine the WL u the WL voltage to VDD, ra[1:0]	underdrive (Read Assist) value. ra[1:0] = 00 limits] = 01 limits the WL to VDD-20mV, ra[1:0] = 10 a[1:0] = 11 limits the WL voltage to VDD-60mV.		
5:2	rmargin	R/W	b0011	SRAM Read Margin			
				When CNNx16_n_SRAM.rm_e. memory access time.	n is set, this field determines the length of the		
				0b0000: Slowest SRAM accessob00001: 0b0010: 0b0011: Fastest SRAM accessob0100-0b1111: Reserved			
				Note: The value of this field ha is set to 1.	ns no effect unless the CNNx16_n_CTRL.rm_en field		

Analog Devices, Inc. Page 402 of 420



CNNx16_	CNNx16_n SRAM Control			CNNx16_n_SRAM	[0x0004]
Bits	Field	Access	Reset	Description	
1	rmargin_en	R/W	b1	SRAM Read Margin Enable	
				Set this field to 1 to use the SRAM Access Time setting in the CNNx16_n_CTRL.ram_acc_time field.	
				 0: SRAM access time is set by the hardware 1: SRAM access time is controlled using the CNNx16_n_CTRL.ram_acc_time field. 	
0	extacc	R/W	0	SRAM Extended Access Time Enable	
				Set this bit to 1 to enable SRAM access time maximum. Enabling longer SRAM access time increases the power consumption of the SRAM.	
				0: SRAM Power Optimized, reduced performance 1: SRAM Extended Access, higher power	
				Note, this setting can be used to extend access time but force the memorie consume additional power when active. This bit applies to all SRAMs in the CNNx16_n processor.	

Table 27-21: CNNx16_n Layer Count Maximum Register

CNNx16_n	CNNx16_n Layer Count Maximum			CNNx16_n_LCNT_MAX	[0x0008]	
Bits	Field	Access	Reset	eset Description		
31:5	-	RO	0	Reserved		
4:0	lcnt	R/W	0	Layer Count Maximum		
				Set this field to the maximum layer number for processing by the CNNx16_n. When the CNNx16_n is enabled, processing starts at layer 0 and completes processing at the layer number set by this field.		
				0-31: Set to the last layer for processing by the CNNx16_n		
				Note: The CNNx16_n must be inactive(CNNx16_n_CTRL.cnn_en=0) when so this field.		

Table 27-22: CNNx16_n SRAM Test Register

CNNx16_r	n SRAM Test			CNNx16_n_TEST	[0x000C]	
Bits	Field	Access	Reset	set Description		
28	zerodone	R	0	BIST Zeroization Complete		
				software, and the hardware co	bit by setting each of the zero run bits to 0.	
27	bistdone	R	0	·		
				software, and the hardware co	re when any of the BIST run bits are set to 1 by ompletes the BIST operation. bit by setting each of the BIST run bits to 0.	
26	bistfail	R	0	BIST Run Failure Detected		
				failure occurred.	re if a BIST run operation was run and a BIST bit by setting each of the BIST run bits to 0.	
				0: If the CNNx16_n_TEST.bisi were detected. 1: BIST failure detected	tdone bit reads 1, this bit indicates no BIST failures	

Analog Devices, Inc. Page 403 of 420



CNNx16_i	n SRAM Test			CNNx16_n_TEST	[0x000C]	
Bits	Field	Access	Reset	Description		
25	ballzdone	R/W	0	BRAM Zeroization Complete		
				This field indicates an SRAM zeroization is completed. This field is reset by hardware when software writes the <code>CNNx16_n_TEST.bzerorun</code> field to 0.		
				1: BRAM zeroization complete		
24	tallzdone	R/W	0	TRAM Zeroization Complete		
					roization is completed. This field is reset by es the <i>CNNx16_n_TEST.tzerorun</i> field to 0.	
				1: TRAM zeroization comple	te	
23	mallzdone	R/W	0	MRAM Zeroization Complete		
					eroization is completed. This field is reset by es the <i>CNNx16_n_TEST.mzerorun</i> field to 0.	
				1: MRAM zeroization comple	ete	
22	sallzdone	R/W	0	SRAM Zeroization Complete		
					eroization is completed. This field is reset by es the <i>CNNx16_n_TEST.szerorun</i> field to 0.	
				1: SRAM zeroization complet	te	
21	ballbdone	R/W	0	BRAM BIST Complete		
				This field indicates a BRAM BIST run is completed. This field is reset by hardware when software writes the CNNx16_n_TEST.bbistrun field to 0.		
				1: BRAM BIST complete		
20	tallbdone	R/W	0	TRAM BIST Complete		
					Trun is completed. This field is reset by hardware $\frac{1}{2} \ln \frac{1}{2} \ln \frac{1}$	
				1: TRAM BIST complete		
19	mallbdone	R/W	0	MRAM BIST Complete		
					IST run is completed. This field is reset by es the <i>CNNx16_n_TEST.mbistrun</i> field to 0.	
				1: MRAM BIST complete		
18	sallbdone	R	0	SRAM BIST Complete		
					IST run is completed. This field is reset by es the <i>CNNx16_n_TEST.sbistrun</i> field to 0.	
				1: SRAM BIST complete		
17	ballbfail	R	0	BRAM BIST Result		
				bit to 1, and the operation is c (CNNx16_n_TEST.ballbdone is	set to 1 by hardware), this field indicates the tion. Reset this field by writing a 0 to the	
				0: BRAM BIST Passed 1: BRAM BIST Failed, indicati	ing an error occurred in one of the BRAMs.	
					ter a BRAM BIST operation has started and	

Analog Devices, Inc. Page 404 of 420



CNNx16_	n SRAM Test			CNNx16_n_TEST	[0x000C]	
Bits	Field	Access	Reset	Description		
16	tallbfail	R/W	0	bit to 1, and the operation is co is set to 1 by hardware), this fiel operation. Reset this field by w 0: TRAM BIST Passed 1: TRAM BIST Failed, indicati	was started by setting CNNx16_n_TEST.tbistrun ompleted by hardware (CNNx16_n_TEST.tallbdone eld indicates the result of the TRAM BIST writing a 0 to the CNNx16_n_TEST.tbistrun field. Ing an error occurred in one of the four SRAMs. ther a TRAM BIST operation has started and fullbdone = 1).	
15	mallbfail	RO	0	MRAM BIST Result	,	
				When a MRAM BIST operation was started by setting CNNx16_n_TEST.mbistrun to one, and the operation is completed by hardware (CNNx16_n_TEST.mallbdone is set by hardware to 1), this field indicates the result of the SRAM BIST operation. Reset this field by writing a 0 to the CNNx16_n_TEST.mbistrun field.		
				0: MRAM BIST Passed 1: MRAM BIST Failed, indicat	ting an error occurred in one of the 16 MRAMs.	
				Note: This field is only valid aft completed (CNNx16_n_TEST.m	ter a MRAM BIST operation has started and nallbdone = 1).	
14	sallbfail	RO	0	SRAM BIST Result When an SRAM BIST operation was started by setting CNNx16_n_TEST.sbistr to one, and the operation is completed by hardware (CNNx16_n_TEST.sallbd is set by hardware to 1), this field indicates the result of the SRAM BIST operation. Reset this field by writing a 0 to the CNNx16_n_TEST.sbistrun field		
					ng an error occurred in one of the four SRAMs. ter an SRAM BIST operation has started and allbdone = 1).	
13:8	bistsel	R/W	0	BIST Controller Status Selection	on	
				BIST Controller Status Selection The bits select an individual BIST controller status to be reported in the associated 32 bits of the memory read data bus. CNNx16_n_TEST.bistsel[5] selects the SRAM or bias memory BIST group controller statuses, with: CNNx16_n_TEST.bistsel[2:0] selecting the individual SRAM/bias memory instance with CNNx16_n_TEST.bistsel[2:0] = 100 selecting the bias memory Instance. Control bit CNNx16_n_TEST.bistsel[4] selects the MRAM BIST controller statuses, with CNNx16_n_TEST.bistsel[3:0] selecting the individual RAM instance. Control bit CNNx16_n_TEST.bistsel[3] selects the TRAM BIST controller statuses, with CNNx16_n_TEST.bistsel[3:0] selecting the individual RAM instance.		
7	bramz	R/W	0	BIAS Memory Zeroize		
				Setting this bit to 1 will force the Completion status can be foun • CNNx16_n_TEST.sallzdone • CNNx16_n_TEST.zerodone	<i>e</i> and	
				This bit must be written to 0 to	o reset the operation prior to writing it to 1. not run the memory zeroization again.	

Analog Devices, Inc. Page 405 of 420



CNNx16_	n SRAM Test			CNNx16_n_TEST	[0x000C]
Bits	Field	Access	Reset	Description	
6	bbistrun	R/W	0	Run Bias Memory BIST Setting this bit to 1 will run the BIST for all bias memory instances in the CNNx16_n processor. The BIST will run to completion, and the status is reported in: • CNNx16_n_TEST.ballbdone • CNNx16_n_TEST.ballbfail • CNNx16_n_TEST.bistdone • CNNx16_n_TEST.bistfail If more detailed status is required from the BIST execution, the CNNx16_n_TEST.bistsel field can be used to extract status from an individual BIST controller.	
5	tramz	R/W	0	This bit must be written to 0 to reset the BIST operation prior to writing it to 1. Writing 1 consecutively does not run the BIST again. TRAM Zeroize Setting this bit to 1 will force the BIST to initialize all TRAM memory locations to 0. Completion status can be found in the CNNx16_n_TEST.tallzdone and CNNx16_n_TEST.zerodone status bit. This bit is edge-triggered and must be toggled from zero to one to run the BIST.	
4	tbistrun	R/W	0	TRAM BIST Run Setting this bit to 1 will run the BIST for all TRAM instances in the CNNx16_n processor. The BIST will run to completion and the status reported in: • CNNx16_n_TEST.tallbdone • CNNx16_n_TEST.tallbfail • CNNx16_n_TEST.bistdone • CNNx16_n_TEST.bistfail If more detailed status is required from the BIST execution, the CNNx16_n_TEST.bistsel field can be used to extract status from an individual BIST controller. This bit must be written to 0 to reset the BIST operation prior to writing it to 1.	
3	mramz	R/W	0	Writing 1 consecutively does not run the BIST again. MRAM Zeroize Setting this bit to 1 will force the BIST to initialize all MRAM memory locations to 0. Completion status can be found in the: • CNNx16_n_TEST.mallzdone and • CNNx16_n_TEST.zerodon This bit must be written to 0 to reset the operation prior to writing it to 1. Writing 1 consecutively does not run the memory zeroization again.	

Analog Devices, Inc. Page 406 of 420



CNNx16_	n SRAM Test			CNNx16_n_TEST	[0x000C]	
Bits	Field	Access	Reset	Description		
2	mbistrun	R/W	0	MRAM BIST Run		
				Setting this bit to 1 will run the BIST for all MRAM instances in the CNNx16_n processor. The BIST will run to completion, and the status is reported in:		
				CNNx16_n_TEST.mallbdoi		
				CNNx16_n_TEST.mallbfailCNNx16_n_TEST.bistdone		
				• CNNx16_n_TEST.bistfail		
				·	red from the BIST execution, the	
				BIST controller.		
				This bit must be written to 0 to reset the BIST operation prior to writing it to 1. Writing 1 consecutively does not run the BIST again.		
1	sramz	R/W	0	SRAM Zeroize		
				Setting this bit to 1 will force the O. Completion status can be for	ne BIST to initialize all SRAM memory locations to und in the	
				• CNNx16_n_TEST.sallzdone • CNNx16_n_TEST.zerodone		
					o reset the operation prior to writing it to 1. ot run the memory zeroization again.	
0	sbistrun	R/W	0	SRAM BIST Run		
					BIST for all SRAM instances in the CNNx16_n completion, and the status is reported in:	
				• CNNx16_n_TEST.sallbdon	e	
				CNNx16_n_TEST.sallbfailCNNx16_n_TEST.bistdone		
				• CNNx16_n_TEST.bistfail		
				-	red from the BIST execution, the	
				BIST controller.	an be used to extract status from an individual	
				This bit must be written to 0 to Writing 1 consecutively does n	o reset the BIST operation prior to writing it to 1. ot run the BIST again.	

27.5.2.1 CNN×16_n Per Layer Registers (CNNx16_n_Ly)

Each of the four CNN×16 Processor Arrays supports up to 32 layers. Each layer is controlled using the CNNx16_n's Layer registers. Each layer includes one instance of each layer register. Each layer register is 32 bits wide (4 bytes). Register names for a given layer are defined by replacing "y" with the layer number ranging from 0 to 31 (32 layers maximum). The offset address of each layer's specific register is determined by the layer's base offset address and adding 4 times the layer number in hex. For example, for the CNNx16_n_Ly Row Count Register, the base offset address is [0x0010]. For layer 21, register CNNx16_n_L21_RCNT, the address offset is $[0x0010] + (4 \times 0x15) = [0x0064]$.

Table 27-23: CNNx16_n_Ly Row Count Register

CNNx16_	CNNx16_n_Ly Row Count			CNNx16_n_Ly_RCNT	[0x0010]-[0x008C]
Bits	Field	Access	Reset	Description	
31:18	-	RO	0	Reserved	

Analog Devices, Inc. Page 407 of 420



CNNx16_	n_Ly Row Count			CNNx16_n_Ly_RCNT	[0x0010]-[0x008C]
Bits	Field	Access	Reset	Description	
17:16	rcnt_pad	R/W	0	Pad Rows	
				This field sets the number of pad rows included at the beginning and end of the frame.	
				Note: The CNNx16_n_Ly_RCNT.rcnt_max is inclusive of two times this value, as the same number of pad rows are included at the beginning and end of the frame.	
15:10	-	RO	0	Reserved	
9:0	rcnt_max	R/W	0	Layer Row Count Maximum	
				0 and completes when the process complete.	ount to be processed. Processing begins with row sing of the row determined by this field is
				Set this field to include two times	the CNNx16_n_Ly_RCNT.rcnt_pad value.
				$rcnt_max = (2 \times rcnt_pad) + number\ of\ rows - 1$	
				, ,	this field is the effective image row value, not processed due to stride restrictions.

Table 27-24: CNNx16_n_Ly Column Count Register

CNNx16_	n_Ly Column Count			CNNx16_n_Ly_CCNT	[0x0090]-[0x010C]
Bits	Field	Access	Reset	Description	
31:18	-	RO	0	Reserved	
17:16	ccnt_pad	R/W	0	Layer Column Pad Count This field determines the number of pad columns included at the beginning and end of the frame. Note that the CNNx16_n_Ly_CCNT.ccnt_max is inclusive of two times this value, as the same number of pad columns are included at the beginning and end of the row.	
15:10	-	RO	0	Reserved	
9:0	ccnt_max	R/W	0	count to be processed. Processing processing of the column determine The value programmed into this re	its determine the maximum per layer column begins with column 0 and completes when the ned by CNNx16_n_Ly_CCNT.ccnt_max is complete. Egister, through the CNN APB interface, is the Iding pad, but excluding columns not processed

Table 27-25: CNNx16_n_Ly One Dimensional Control Register

CNNx16_n_Ly One Dimensional Control			1	CNNx16_n_Ly_ONED	[0x0110]-[0x018C]
Bits	Field	Access	Reset	Description	
31:22	-	RO	0	Reserved	
21:18	ewise_cnt	R/W	0	Element-Wise Channel Count	
				Determines the number of elemer	nt-wise channels to be processed.
				0: 1 channel	
				1: 2 channels	
				2: 3 channels	
				14: 15 channels	
				15: 16 channels	

Analog Devices, Inc. Page 408 of 420



CNNx16_	CNNx16_n_Ly One Dimensional Control		I	CNNx16_n_Ly_ONED	[0x0110]-[0x018C]
Bits	Field	Access	Reset	Description	
17	2d_conv	R/W	0	2D Convolution of Element-Wise Result Set this field to 1 to enable 2D convolution of the element-wise result. Standard 2D processing applies. 0: 2D convolution disabled 1: Enable 2D convolution	
16	prepool	R/W	0	Pre-Pooling of Input Data Set this field to 1 to enable pre-pooling of the input data prior to the element-wise operation selected with CNNx16_n_Ly_ONED.ewise_func. 0: Input data is not pre-pooled prior to the element-wise function. 1: Pre-pooling of input data prior to element-wise operation enabled	
15:14	ewise_func	R/W	0	Element-Wise Function Select Selects the element-wise function performed on the input data if . 0b00: Subtract 0b01: Add 0b10: Bitwise OR 0b11: Bitwise XOR	
13	ewise_en	R/W	0	Element-Wise Enable Set this field to 1 to enable the element-wise operations. Prior to enabling element-wise operations, both the CNNx16_n_Ly_ONED.tscnt_max field and the CNNx16_n_Ly_POST.ts_en fields must be set. 0: Element-wise operation disabled	
12	oned_en	R/W	0		ole If the CNNx16_n_Ly_RCNT.rcnt_max field is non- ex the input image; otherwise, the column count,
11:8	oned_width	R/W	0	One Dimensional Convolution Ma One dimensional convolution mas with a width > 0 enabling 1D convo	k width (0-9 are valid values). One based value
7:4	oned_sad	R/W	0	One Dimensional Convolution Start Mask Address One dimensional convolution start mask address (offset within 9-byte mask width) used in conjunction with the mask start address (CNNx16_n_Ly_MCNT.mcnt_sad) to determine that 1D convolution mask starting address.	
3:0	tscnt_max	R/W	0	determines the number of timeslo generated in parallel by the CNNx:	When CNNx16_n_Ly_POST.tsen is set, this value of the required to output data that has been 16_n processors. This count is used for pass lask sharing (CNNx16_n_Ly_LCTRLO.mslave and rations.

Table 27-26: CNNx16_n_Ly Pool Row Count Register

CNNx16_n_Ly Pool Row Count				CNNx16_n_Ly_PRCNT	[0x0190]-[0x020C]
Bits	Field	Access	Reset	Description	
31:4	-	RO	0	Reserved	

Analog Devices, Inc. Page 409 of 420



CNNx16_n_Ly Pool Row Count				CNNx16_n_Ly_PRCNT	[0x0190]-[0x020C]
Bits	Field	Access	Reset	Description	
3:0	prcnt_max	R/W	0	Pool Row Count Max	
				CNNx16_n_Ly_LCTRLO.pool_en (pelayer pool row count to be process completes when the processing of complete, or the effective pool row	e of the CNNx16_n_CTRL.pool_en (global) or er layer) bits set, this field determines the per sed. Processing begins with pool row 0 and if the pooling row determined by prcnt_max is w count exceeds the image row count specified in less count values are added to the row count to f the pooled data.

Table 27-27: CNNx16_n_Ly Pool Column Count Register

CNNx16_n_Ly Pool Column Count				CNNx16_n_Ly_PCCNT	[0x0210]-[0x028C]
Bits	Field	Access	Reset	t Description	
31:4	-	RO	0	Reserved	
3:0	pccnt_max	R/W	0	CNNx16_n_Ly_LCTRLO.pool_en (pelayer pool column count to be procompletes when the processing of complete, or the effective pool col	e of the CNNx16_n_CTRL.pool_en (global) or er layer) bits set, these bits determine the per cessed. Processing begins with pool column 0 and the pooling column determined by pccnt_max is lumn count exceeds the image column count cont max. These count values are added to the

Table 27-28: CNNx16_n_Ly Stride Count Register

CNNx16_	n_Ly Stride Count			CNNx16_n_Ly_STRIDE	[0x0290]-[0x030C]	
Bits	Field	Access	Reset			
31:2	-	RO	0	Reserved		
1:0	stride	R/W	0	begins with row 0 and column 0. A column of the receptive field lands value programmed through the AF	ngth across and down the image. Processing A stride of one is applied until the top row or left is in the unpadded image. At that point, the stride PB interface is applied to the column and/or row e. The stride is applied as long as the field remains mage.	

Table 27-29: CNNx16_n_Ly Write Pointer Base Address Register

CNNx16_	CNNx16_n_Ly Write Pointer Base Address			CNNx16_n_Ly_WPTR_BASE	[0x0310]-[0x038C]
Bits	Field	Access	Reset	Description	
31:17	-	RO	0	Reserved	
16:0	wptr_base	R/W	0	Write Pointer Base	
				This per layer register sets the CNN convolution result SRAM write pointer base address. The base address can be set to any location in any data SRAM in the CNN. Bit 16 allows the write pointer to not point to any SRAM.	

Analog Devices, Inc. Page 410 of 420



Table 27-30: CNNx16_n_Ly Write Pointer Timeslot Offset Register

CNNx16_i	CNNx16_n_Ly Write Pointer Timeslot Offset			CNNx16_n_Ly_WPTR_TOFF	[0x0390]-[0x040C]
Bits	Field	Access	Reset	Description	
31:17	-	RO	0	Reserved	
16:0	wptr_toff	R/W	0	time slot count value loaded into (layer register sets the CNN convolu- value. During a convolution result, multiplied by the timeslot counter	CNNx16_n_Ly_POST.ts_en bit set and a non-zero CNNx16_n_Ly_ONED.tscnt_max field, this per ution result SRAM write pointer timeslot offset SRAM data write, this timeslot offset value is and added to the SRAM write address pointer. The SRAM write addresses based on the timeslot. On in any data SRAM in the CNN.

Table 27-31: CNNx16_n_Ly Write Pointer Mask Offset Register

CNNx16_n_Ly Write Pointer Mask Offset			et	CNNx16_n_Ly_WPTR_MOFF	[0x0410]-[0x048C]
Bits	Field	Access	Reset	Description	
31:17	-	RO	0	Reserved	
16:0	wptr_moff	R/W	0	count value loaded into the CNNx. than the CNNx16_n_Ly_MCNT.mc. convolution result SRAM write poi convolution result, SRAM data writhe mask counter and added to the	e CNNx16_n_Ly_EN.mask_en bit set and a mask 16_n_Ly_MCNT.mcnt_max register that is greater nt_sad value, this per layer register sets the CNN inter mask count offset value. During a te, this mask count offset value is multiplied by e SRAM write address pointer. This offset can be dresses based on a mask count. The offset can be MM in the CNN.

Table 27-32: CNNx16_n_Ly Write Pointer Multi-Pass Channel Offset Register

CNNx16_r	_Ly Write Pointer N	Multi-Pass	Channel C	Offset CNNx16_n_Ly_WPTR_CHOFF [0x0490]-[0x050C]
Bits	Field	Access	Reset	Description
31:17	-	RO	0	Reserved
16:0	wptr_choff	R/W	0	Write Pointer Multi-Pass Offset When the CNN is enabled with the CNNx16_n_Ly_EN.mask_en bit set and a programmed maximum mask counter value (CNNx16_n_Ly_MCNT.mcnt_max-CNNx16_n_Ly_MCNT.mcnt_sad) that is greater than the maximum number of available processors programmed into the CNNx16_n_Ly_LCTRL1.xpch_max register (output channel multi-pass is enabled), the rounded mask counter value is divided by the CNNx16_n_Ly_LCTRL1.xpch_max value and multiplied by the CNNx16_n_Ly_WPTR_CHOFF.wptr_choff to create a multi-pass channel offset value. During a convolution result SRAM data write, this multi-pass channel offset value is added to the SRAM write address pointer. This offset can be used to determine SRAM write addresses based on a multi-pass count value. The offset can be set to any location in any data SRAM in the CNN.

Table 27-33: CNNx16_n_Ly Read Pointer Base Address Register

CNNx16_	CNNx16_n_Ly Read Pointer Base Address			С	NNx16_n_Ly_RPTR_BASE	[0x0510]-[0x058C]
Bits	Field	Access	Res	et	Description	
31:17	-	RO	0)	Reserved	

Analog Devices, Inc. Page 411 of 420



CNNx16_n_Ly Read Pointer Base Address			ss	С	NNx16_n_Ly_RPTR_BASE	[0x0510]-[0x058C]
Bits	Field	Access	Reset	Reset Description		
16:0	rptr_base	R/W	0 Read Pointer Base Address			
					SRAM read pointer base addre	per layer register sets the CNN convolution result ss. The base address can be set to any location in fic CNN input channel processor.
					Note: This field is limited to the write values greater than the r	e 8,192 bytes of SRAM in the MAX78000. Do not nemory available.

Table 27-34: CNNx16_n_Ly Layer Control 0 Register

CNNx16_i	n_L <i>y</i> Layer Contro	10		CNNx16_n_Ly_LCTRL0	[0x0590]-[0x060C]
Bits	Field	Access	Reset	Description	
31:17	-	RO	0	Reserved	
16	bigdwrt	R/W	0	Big Data Write Enables writing out the current output channel in 32-bit accumulator form. This bit allows the full resolution of the output layer to be written to assist with software-defined softmax operation.	
15:12	cnnsi_en	R/W	0	CNN 26-Bit Non-Scaled Non-q	uantized Sum of Products Feed
				When set, this field enables the associated CNNx16_n 26-bit non-scaled, non-quantized sum of products data into the output accumulator, allowing sums of 16, 32, 48, or 64 products. Each bit is associated with one of the remaining 3 CNNx16_n processors. In processor 0, bit 1 is associated with CNNx16_n processor 1, bit 2 with CNNx16_n processor 2, and bit 3 with CNNx16_n processor 3. In processor 1, bit 1 is associated with CNNx16_n processor 2, bit 2 with CNNx16_n processor 3, and bit 3 with CNNx16_n processor 0, and so on. When these bits are set to zero, the internal state of the 26-bit data bus is forced to zero. 0b0000: 26-bit data bus set to 0	
11	sramlsrc	R/W	0	0b0001-0b1111: See descrip SRAM CNNx16 n SRAM Globa	
11				When set, SRAM data is source supports 4 global data busses, When all four CNNx16_n proceproducts value, all four CNNx1	ed from the global data busses. The device one from each of the CNNx16_n processors. essors are used together to form a single sum-of-6_n outputs an identical address, and based on ode, processor 0 sources the SRAM write data.
10	cpad_only	R/W	0	Input Frame Column Pad	
					only to the input frame columns. In this case, row ntended to be used for parallel processing.
				Note: When this field is set, row	w padding is ignored.
9	act_en	R/W	0	ReLU Activation Enable	
				When set, ReLU activation is elapplied to the scaled and quan	nabled for each output channel. Activation is ntized data.
				0: ReLU not enabled 1: ReLU activation enabled for scaled and quantized data	or each output channel and is applied to the

Analog Devices, Inc. Page 412 of 420



NNx16_n	_Ly Layer Contro	10		CNNx16_n_Ly_LCTRL0	[0x0590]-[0x060C]		
Bits	Field	Access	Reset	Description			
8 maxpl_en R/W			0	Max Pooling Enable			
				mode, the maximum value in the TRAM. When this field is set to 0, ave	s selected as the pooling mode. In Max Pooling the pool is selected for the field and written into erage pooling mode is selected. In Average Pooling ed values is calculated and selected for use in the		
				0: Average pooling mode se 1: Max pooling mode select			
				Note: This field is only used if	the CNNx16_n_Ly_LCTRLO.pool_en field is set to 1		
7	pool_en	R/W	0	Enable Pooling			
				determined by the pool row a	ng for the associated layer. Pool dimensions are and column count maximums max and CNNx16_n_Ly_PCCNT.pccnt_max).		
				0: Disabled 1: Enabled			
				Note: The type of pooling perf CNNx16_n_Ly_LCTRL0.maxpl_	formed is determined by the _en field as either average pooling or max pooling		
6	6 parallel R/W		parallel R/W 0		0	Parallel Mode Enable	
				memory instead of one. In pa to byte 3 and then by memory additional memory to be used When set, the receptive field	s a single input channel's data to use 4 bytes of rallel mode, data is read in byte order from byte Cy depth. The purpose of the mode is to allow d for the input layer data to support larger images for the data will be generated in the first processor, provided the processor is enabled.		
5	master	R/W	0	CNNx16_n Processor Group N	Waster Select		
				Enables a CNNx16_n group of	f processors to independently calculate a sum-of- nt ascending CNNx16_n processor groups not		
4	mslave	R/W	0	CNNx16_n Processor 0 Mask	Leader		
				field with processor 0. This all using the mask values distribu	ocessors within the CNNx16_n share the receptive lows the generation of additional output channels uted across the 16 processors. Each processor ected width to be applied to the processor 0 field.		
				Note: Use of timeslots is requito memory.	ired to write the parallel generated output channe		
3:0	sslave	R/W	0	CNNx16_n Processor Group S	Slave Mode		
				share the receptive field with 0,4,8,12). When set, the reception to be passed to the remassociated with the slaved group to the first processor and add	enables each of the 4 groups of four processors to the first processor of the x4 group (channels ptive field of the first processor in the associated x naining 3 processors in the x4 group. Masks oup of three processors can be applied to the field itional output channels generated. Use of the o write the additional output channels to memory		

Analog Devices, Inc. Page 413 of 420



Table 27-35: CNNx16_n_Ly Layer Mask Count Register

CNNx16_n_Ly Mask Count				CNNx16_n_Ly_MCNT	[0x0610]-[0x068C]
Bits	Field	Access	Reset	Description	
31:16	mcnt_sad	R/W	0	Layer Mask RAM start Address Mask RAM address counter increments sequentially from this word and bit address during layer processing. Counter restarts each stride and increments once per output channel:	
				 mcnt_sad[15:4]→SRAM word (72bits) address mcnt_sad[2:0]→bit address 	
15:0	mcnt_max	R/W	0	Mask RAM Layer Maximum A	ddress
				Mask RAM address counter increments sequentially by word and bit address during layer processing to this address. Counter restarts each stride and increments once per output channel:	
				 mcnt_max[15:4]→SRAM mcnt_max[2:0]→bit addr 	

Table 27-36: CNNx16_n_Ly TRAM Pointer Register

CNNx16_n_Ly TRAM Pointer				CNNx16_n_Ly_TPTR	[0x0690]-[0x070C]
Bits	Field	Access	Reset	eset Description	
31:27	-	RO	0	Reserved	
26:16	tptr_sad	R/W	0	TRAM Start Address	
				This field determines the per layer TRAM pointer start address for initial processing and rollover events.	
15:11	-	RO	0	Reserved	
10:0	tptr_max	R/W	0	tptr_max, is used together wit	ver point of the TRAM address pointer. This field, the TRAM address pointer start address value ') to reflect the usable input image row size,

Table 27-37: CNNx16_n_Ly Enable Register

CNNx16_n_Ly Enable				CNNx16_n_Ly_EN	[0x0710]-[0x078C]
Bits	Field	Access	Reset	Description	
31:16	mask_en	R/W	0	CNNx16_n Processor Mask Enable	
				the CNNx16_n. Bit 0 controls p	enables the state of one processor's kernel logic in processor 0's mask application (the master processor 15's mask application.
15:0	pro_en	R/W	0	• • •	controls the enable state of one processor in the essor 0's (the master processor) enable and bit 15 a.

Table 27-38: CNNx16_n_Ly Post Processing Register

CNNx16_n_Ly Post Processing				CNNx16_n_Ly_POST	[0x0790]-[0x080F]	
Bits	Field	Access	Re	set	Description	
31: 29	-	RO	()	Reserved	

Analog Devices, Inc. Page 414 of 420



CNNx16_	n_Ly Post Processin	ng		CNNx16_n_Ly_POST	[0x0790]-[0x080F]
Bits	Field	Access	Reset	Description	
28	deconv_en	R/W	0	Deconvolution Enable	
				Virtually expands the input image size by adding a 0 byte after each actual input data byte is shifted into the TRAM, and a row of 0s following each row of column expanded input data is shifted into the TRAM. The receptive field remains at 3×3 scanned across the expanded data.	
				0: Deconvolution disabled 1: Deconvolution enabled	
27	flatten_en	R/W	0	Flatten Enable	
				Enables flattening all of the input channel data supporting a series of 1×1 convolutions emulating a fully connected network. Setting this bit forces the use of an extended multi-pass count allowing for up to 256 neurons. This bit is used in conjunction with the CNNx16_n_Ly_LCTRL1.inpchexp, CNNx16_n_Ly_POST.xpmp_cnt, and CNNx16_n_Ly_POST.onexone_en fields to enable Multi-Layer Processing.	
26	out_abs	R/W	0	Absolute Value Output Enable	e
				along with the activation enab	convolution output to an absolute value. This bit, ble bit, CNNx16_n_Ly_LCTRLO.act_en) determine prior to writing the out channel to memory.
				0: Output is not converted to an	
				Note: The CNNx16_n_Ly_POST bit, CNNx16_n_Ly_LCTRL0.act	T.out_abs has priority over the activation enable _en.
25	onexone_en	R/W	0	Pass-Thru/1×1 Convolution M	lode Enable
				through the result of the pooli (1,2,4,8 bit) weight product. Co	essors in the CNNx16_n to either directly pass ing logic or compute a 1 data byte by 1 byte ontrol of a pass through or 1×1 convolution is essors using the CNNx16_n_Ly_EN.mask_en control
				0: Pass-Thru Enabled 1: 1×1 Enabled	
24	ts_en	R/W	0	Timeslot Mode Enable	
					imeslot counter. When enabled, the number of
				timeslots programmed into the CNNx16 n Ly ONED.tscnt mo	e timesiot counter, ax, are added to each output channel slot. The
				timeslot counter allows pass the parallel to be written sequenti	hrough, 1×1 , and elementwise values calculated in ially to memory.
				0: Timeslot Mode Disabled 1: Timeslot Mode Enabled	
23:22	mask_size	R/W	0	Mask Size Selection	
				This field determines the mask convolution.	k size multiplied with each 8-bit data value in the
				0b00: 8-bits 0b01: 1-bit 0b10: 2-bits 0b11: 4-bits	
21:18	xpmp_cnt	R/W	0	Expanded Multi-Pass (MP) Co	unt
				field is only used when the CN	MP counter for flattening (MLP) operations. This MX16_n_Ly_POST.flatten_en bit is set to 1. This 16_n_Ly_LCTRL1.inpchexp bits and makes up the 4 unt.

Analog Devices, Inc. Page 415 of 420



CNNx16_	n_Ly Post Processin	g		CNNx16_n_Ly_POST	[0x0790]-[0x080F]	
Bits	Field	Access	Reset	Description		
17	scale_shft	R/W	0	Scale Shift Control This bit selects the shift direction of the pre-activation sum-of-products result of the convolution.		
				0: Left Shift 1: Right Shift		
16:13	scale_reg	R/W	0	Scale Shift Number		
				This field sets the number of bits to shift the pre-activation sum-of-products result of the convolution. Valid values are 0 to 16-bits, and the direction of the shift is controlled by CNNx16_n_Ly_POST.scale_shift.		
12	bptr_en	R/W	0		of a scaled bias, stored in each bias location, to Bias values are automatically scaled by a shift left	
11:0	bptr_sad	R/W	0	Bias Pointer Start Address Bias register file address byte counter increments once each mask count increment.		
				Note: The x16 Bias values can loutput processors.	be enabled and used independently across the four	

Table 27-39: CNNx16 n Ly Layer Control 1 Register

CNNx16_	n_Ly Layer Control	1		CNNx16_n_Ly_LCTRL1	[0x0A10]-[0x0A8C]	
Bits	Field	Access	Reset	Description		
31:17	-	RO	0	Reserved		
16:8	xpch_max	R/W	0	Expansion Mode Maximum Pro	ocessors	
				This field selects the maximum channel processor number used in channel expansion mode. This allows for fewer than 64 processors to be used in a multipass or channel expansion configuration.		
				Note: Processor management was shown to be important for mask management when input channel processing draws on a relatively small number of channels for a potentially large number of masks.		
				0-64: Selects the number of p	rocessors to use for channel expansion mode	
				Note: This field contains 9 bits; t 64 are supported.	the upper 3 bits are reserved. Only values up to	
7:4	wptr_inc	R/W	0	Write Pointer Increment		
				This field determines the increment for the write pointer counter after all output channels within a given stride are written to memory. Non-zero values in this field are used for multi-pass operations. Note: The Write Pointer is always incremented by 1 or by 4 in parallel mode. The value in this field is added to the internal write pointer increment.		

Analog Devices, Inc. Page 416 of 420



CNNx16_	CNNx16_n_Ly Layer Control 1			CNNx16_n_Ly_LCTRL1	[0x0A10]-[0x0A8C]
Bits	Field	Access	Reset	Description	
3:0	inpchexp	R/W	0	with a single convolution. For example, if a value of 15 (Consumed to be sequentially storage of the 64 processors. This allow in a single convolution. Similar to be sequentially stored in method the convolution, totaling 128 convolution, totaling 128 convolution,	ber of sequential memory locations associated Oxf) is programmed into this field, 16 channels are ored in memory (channel then byte order) for each ws for up to 1024 input channels to be processed rly, if this field is set to 1, 2 channels are assumed emory (channel then byte order) as channels for channels if all 64 processors are used. A value of eature allowing for a single channel for each

Table 27-40: CNNx16_n Mlator Data Register

CNNx16_n	CNNx16_n Mlator Data			CNNx16_n_MLAT	[0x1000]
Bits	Field	Access	Reset	Description	
31:0	mlatdat	RO	0	host MCU. Channel data is usu of the SRAM data word, and for Mlator automatically fetches for packed 4-byte word for efficient selected using the CNNx16_n_ address is determined byte the CNNx16_n_CTRL.mlat_ld bit to CNNx16_n_Ly_WPTR_BASE.wp initiates the read of the first 4 are accumulated in the CNNx1 interface, the next 4 bytes are by the MCU. Four clock cycles or setting of the CNNx16_n_CT	otr_base value into the address counter and bytes of channel data. When the current 4 bytes 6_n_MLAT.mlatdat is read through the APB read in sequence. Reading continues until halted are required after the completion of the last read TRL.mlat_ld bit to 1 to accumulate the 4 bytes of the consure there is adequate time between

27.5.2.2 CNN×16_n Processor Stream Registers

Each of the four CNN×16 Processor arrays supports up to 8 simultaneous streams for the first 8 layers. Each stream is controlled using the CNNx16_n's Stream registers. Each stream includes one instance of each Stream register. Each Stream register is 32 bits wide (4 bytes). Register names for a given stream are defined by replacing "z" with the stream number ranging from 0 to 7 (8 streams maximum). The offset address of each stream's specific register is determined by the stream's base offset address and adding 4 times the stream number in hex. For example, for the CNNx16_n_Sz Stream Control 0 Register, the base offset address is [0x0810]. For Stream 5, register CNNx16_n_S5_STRM0, the address offset is $[0x0810] + (4 \times 0x05) = [0x0824]$.

Table 27-41: CNNx16_n_Sz Stream Control 0 Register

CNNx16_	CNNx16_n_Sz Stream Control 0				CNNx16_n_Sz_STRM0	[0x0810]-[0x082C]
Bits	Field	Access	Rese	et	Description	
31:14	-	RO	0		Reserved	

Analog Devices, Inc. Page 417 of 420



CNNx16_n_Sz Stream Control 0				CNNx16_n_Sz_STRM0	[0x0810]-[0x082C]
Bits	Field	Access	Reset	Description	
13:0	strm_isval	R/W	0	Per-Stream Start Count	
				streaming is enabled (CNNx16_prior or input layer is written in incremented. When the counter CNNx16_n_Sz_STRMO.strm_isumechanism allows adequate reconvolution processing in a str	val, processing of the current layer is enabled. This eceptive field data to be accumulated before eam layer begins. Once the counter value reaches STRMO.strm_isval , counting is halted, and the

Table 27-42: CNNx16_n_Sz Stream Control 1 Register

CNNx16_	n_Sz Stream Contro	ol 1		CNNx16_n_Sz_STRM1	[0x0890]-[0x08AC]	
Bits	Field	Access	Reset	Description		
31:28	-	RO	0	Reserved		
27:16	strm_dsval2	R/W	0	Per Stream Multi-Row Delta Count This field is based on the previous layer's CNNx16_n_Ly_TPTR count. When streaming is enabled (CNNx16_n_CTRL.stream_en = 1), this field determines the number of bytes written into the TRAM of the prior layer between active processing of the current layer. This APB accessible R/W register is used to set the processing cadence across an image row boundary. When the internal delta count counter reaches the value stored in this field, CNNx16_n_Sz_STRM1.strm_dsval2, processing of the current layer is enabled for one stride (input pooling plus output channel generation), and the delta counter is reset to zero.		
15:9	-	RO	0	Reserved		
8:4	strm_dsval1	R/W	0	Per Stream In-Row Delta Count This field is based on the previous layer's tptr_inc count. When streaming is enabled (CNNx16_n_CTRL.stream_en = 1), this field determines the number of bytes written into the TRAM of the prior layer between active processing of the current layer. This APB accessible R/W register is used to set the processing cadence of each column across an image row. When the internal delta count counter reaches the value stored in this field, CNNx16_n_Sz_STRM1.strm_dsval1, processing of the current layer is enabled for one stride (input pooling plus output channel generation), and the delta counter is reset to zero.		
3:0	strm_invol	R/W	0	(CNNx16_n_CTRL.stream_en = applied to each stream. The vastream count to calculate the The CNN supports up to 16 incomplit between multi-pass and streams.	om count. When streaming is enabled 1), this field determines the input volume offset alue programmed into this field is multiplied by the stream count input volume offset. Dependent input volumes. The input volumes are streaming. The streaming input volume offset lume selection to "skip over" the input volumes	

Analog Devices, Inc. Page 418 of 420



Table 27-43: CNNx16_n_Sz Stream Frame Buffer Size Register

CNNx16_n_Sz Stream Frame Buffer Size			9	CNNx16_n_Sz_FBUF	[0x0910]-[0x092C]
Bits	Field	Access	Rese	t Description	
31:17	-	RO	0	O Reserved	
16:0	fbuf_max	R/W	0	SRAM read pointer base regist subtracted from the internally the value stored in this field. V	NNx16_n_CTRL.stream_en = 1), the per-layer ter value (CNNx16_n_Ly_RPTR_BASE.rptr_base) is a generated read pointer counter and compared to when the adjusted read pointer is equal to this sected, and the CNN_FIFO_STAT.rptr_base value is

Table 27-44: CNNx16_n Input FIFO Frame Size Register

CNNx16_n Input FIFO Frame Size				CNNx16_n_IFRM	[0x0990]
Bits	Field	Access	Reset	Description	
31:17	-	RO	0	Reserved	
16:0	ifrm_reg	R/W	0	O Streaming Input Frame Size Byte Count	
				determines the number of byt counts the number of input fra compares the count to the val	NNx16_n_CTRL.stream_en = 1), this field es read from the data FIFOs. An internal counter ame bytes read from the input FIFOs and ue in this register. Once the value in this field is alue is retained, incrementing of this counter is e input data is terminated.

Analog Devices, Inc. Page 419 of 420



28. Revision History

Table 28-1: Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION
0	07/2021	Initial release
1	03/2024	Added I ² C slave address steps for operating as a slave device. See <i>Slave Mode Operation</i> for details. Updated WDT sequence to show 8-bit writes. See <i>WDT Feed Sequence</i> for details. Updated WDT window threshold fields and counter fields to indicate watchdog timer must be disabled for changing or reading. See <i>WDTn_CTRL</i> register for details. Updated <i>PWM Mode</i> (3) to show PWM diagram. Added <i>Compare Mode</i> (5) for wake-up timer. Updated DAP interface pins to P0.28 and P0.29 in <i>Table 8-1</i> . Marked flash controller registers as only reset on POR. See Flash <i>Registers</i> . Removed <i>GCR_RST0.smphr</i> , use <i>GCR_RST1.smphr</i> instead. Updated <i>Table 20-1</i> to show correct <i>WUT_CTRL.pres</i> values for prescalers of 512, 1024, 2048, and 4096. Removed package specific information from <i>Table 17-1</i> . Fixed conditions in <i>Table 18-2</i> to show when the <i>RTC_TODA</i> and <i>RTC_SSECA</i> registers are writable. Removed <i>GCR_SYSCTRL.flash_bank_flip</i> field. Corrected <i>Table 26-1</i> to match published data sheet.

©2024 by Analog Devices, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

Analog Devices, Inc. Page 420 of 420