

# *Understanding Delta-Sigma Data Converters*

**Richard Schreier**

Analog Devices, Inc.

**Gabor C. Temes**

Oregon State University



IEEE Press



A JOHN WILEY & SONS, INC., PUBLICATION

---

---

# *Contents*

---

*Foreword* xi

References xii

**CHAPTER 1**

*Introduction* 1

- 1.1 The Need for Oversampling Converters 1
- 1.2 Delta and Delta-Sigma Modulation 4
- 1.3 Higher-Order Single-Stage Noise-Shaping Modulators 9
- 1.4 Multi-Stage (Cascade, MASH) Modulators 10
- 1.5 Bandpass  $\Delta\Sigma$  Modulators 13
- 1.6  $\Delta\Sigma$  Modulators with Multi-Bit Quantizers 15
- 1.7 Delta-Sigma Digital-to-Analog Converters 16
- 1.8 History; Performance and Architecture Trends 17

**CHAPTER 2**

*The First-Order Delta Sigma Modulator* 21

- 2.1 Quantizers and Quantization Noise 21
  - 2.1.1 Binary Quantization 28

---

## Contents

---

2.2 MOD1 as an ADC	29
2.3 MOD1 as a DAC	34
2.4 MOD1 Linear Model	36
2.5 Simulation of MOD1	38
2.6 MOD1 under DC Excitation	41
2.6.1 <i>Idle Tone Generation</i>	42
2.6.2 <i>Graphical Visualization</i>	45
2.7 Stability of MOD1	49
2.8 The Effects of Finite Op-Amp Gain	50
2.8.1 <i>Linear Systems Perspective– Degraded Noise Shaping</i>	50
2.8.2 <i>Nonlinear Systems Perspective– Dead Zones</i>	51
2.9 Decimation Filters for MOD1	54
2.9.1 <i>The Sinc Filter [9]</i>	55
2.9.2 <i>The Sinc<sup>2</sup> Filter</i>	58
2.10 Conclusions	60

**CHAPTER 3***The Second-Order Delta-Sigma Modulator* **63**

3.1 The Second-Order Modulator: MOD2	63
3.2 Simulation of MOD2	67
3.3 Nonlinear Effects in MOD2	71
3.3.1 <i>Signal-dependent quantizer gain</i>	71
3.3.2 <i>Stability of MOD2</i>	74
3.3.3 <i>Dead-band behavior</i>	77
3.4 Alternative Second-Order Modulator Structures	79
3.4.1 <i>The Boser-Wooley Modulator</i>	79
3.4.2 <i>The Silva-Stensgaard Structure</i>	80
3.4.3 <i>The Error-Feedback Structure</i>	81
3.4.4 <i>Generalized Second-Order Structures</i>	82
3.4.5 <i>Optimal Second-Order Modulator</i>	84
3.5 Decimation Filtering for Second-Order $\Delta\Sigma$ Modulators	86
3.6 Conclusions	89

**CHAPTER 4***Higher-Order Delta-Sigma Modulation* **91**

4.1 High-Order Single-Quantizer Modulators	91
4.2 Stability Considerations in High-Order Modulators	97

4.2.1 <i>Single-Bit Modulators</i>	<b>98</b>
4.2.2 <i>Multi-Bit Modulators [12]</i>	<b>104</b>
<b>4.3 Optimization of the NTF Zeros and Poles</b>	<b>107</b>
4.3.1 <i>NTF Zero Optimization</i>	<b>107</b>
4.3.2 <i>NTF Pole Optimization</i>	<b>111</b>
<b>4.4 Loop Filter Architectures</b>	<b>115</b>
4.4.1 <i>Loop Filters with Distributed Feedback and Input Coupling– The CIFB and CRFB Structures</i>	<b>115</b>
4.4.2 <i>Loop Filters with Distributed Feedforward and Input Coupling– The CIFF and CRFF Structures</i>	<b>121</b>
<b>4.5 Multi-Stage Modulators</b>	<b>122</b>
4.5.1 <i>The Leslie-Singh (L-0 Cascade) Structure [16]</i>	<b>123</b>
4.5.2 <i>Cascade (MASH) Modulators</i>	<b>127</b>
4.5.3 <i>Noise Leakage in Cascade Modulators</i>	<b>132</b>
<b>4.6 Conclusions</b>	<b>136</b>

**CHAPTER 5**

*Bandpass and Quadrature Delta-Sigma Modulation* **139**

<b>5.1 The Need for Bandpass and Quadrature Modulation</b>	<b>139</b>
<b>5.2 Bandpass NTF Selection</b>	<b>145</b>
5.2.1 <i>Pseudo N-path transformation</i>	<b>149</b>
<b>5.3 Architectures for Bandpass Delta-Sigma Modulators</b>	<b>151</b>
5.3.1 <i>Topology Choices</i>	<b>151</b>
5.3.2 <i>Resonator Implementations</i>	<b>154</b>
<b>5.4 Bandpass Modulator Example</b>	<b>161</b>
<b>5.5 Quadrature Signals</b>	<b>166</b>
<b>5.6 Quadrature Modulation</b>	<b>172</b>
<b>5.7 Conclusions</b>	<b>176</b>

**CHAPTER 6**

*Implementation Considerations For  $\Delta\Sigma$  ADCs* **179**

<b>6.1 Modulators with Multi-Bit Internal Quantizers</b>	<b>179</b>
<b>6.2 Dual-Quantizer Modulators</b>	<b>182</b>
6.2.1 <i>Dual-Quantization MASH Structure</i>	<b>182</b>
6.2.2 <i>Dual-Quantization Single-Stage Structure</i>	<b>183</b>
<b>6.3 Dynamic Element Randomization</b>	<b>184</b>

6.4 Mismatch Error Shaping	186
6.4.1 Element Rotation or Data-Weighted Averaging	189
6.4.2 Individual Level Averaging	191
6.4.3 Vector-Based Mismatch Shaping	192
6.4.4 Element Selection Using a Tree Structure	196
6.5 Digital Correction of DAC Nonlinearity	199
6.5.1 Digitally-Corrected Multi-Bit $\Delta\Sigma$ Modulator with Power-Up Calibration	200
6.5.2 Digitally-Corrected Multi-Bit $\Delta\Sigma$ ADC with Background Calibration	202
6.6 Continuous-Time Implementations	205
6.6.1 A Continuous-Time Implementation of MOD2	207
6.6.2 Inherent Anti-Aliasing in CT $\Delta\Sigma$ ADCs	212
6.6.3 Design Issues for Continuous-Time Modulators	213
6.7 Conclusions	216

**CHAPTER 7***Delta-Sigma DACs* 219

7.1 System Architectures for $\Delta\Sigma$ DACs	220
7.2 Loop configurations for $\Delta\Sigma$ DACs	222
7.2.1 Single-Stage Delta-Sigma Loops	223
7.2.2 The Error Feedback Structure	224
7.2.3 Cascade (MASH) Structures	226
7.3 $\Delta\Sigma$ DACs Using Multi-Bit Internal DACs	229
7.3.1 Dual-Truncation DAC Structures	230
7.3.2 Multi-bit Delta-Sigma DACs with Mismatch Error Shaping	232
7.3.3 Digital Correction of Multi-Bit Delta-Sigma DACs	236
7.3.4 Comparison of Single-Bit and Multi-Bit $\Delta\Sigma$ DACs	238
7.4 Interpolation Filtering for $\Delta\Sigma$ DACs	239
7.5 Analog Post-Filters for $\Delta\Sigma$ DACs	243
7.5.1 Analog Post-Filtering in Single-Bit $\Delta\Sigma$ DACs	244
7.5.2 Analog Post-Filtering in Multi-Bit $\Delta\Sigma$ DACs	251
7.6 Conclusions	253

**CHAPTER 8***High-Level Design and Simulation* 257

8.1 NTF Synthesis	257
8.1.1 How synthesizeNTF works	260

8.1.2 <i>Limitations of synthesizeNTF</i>	262
8.2 NTF Simulation, SQNR Calculation and Spectral Estimation	263
8.3 NTF Realization and Dynamic Range Scaling	266
8.3.1 <i>The ABCD Matrix</i>	271
8.4 Creating a SPICE-Simulatable Schematic	273
8.4.1 <i>Voltage Scaling</i>	273
8.4.2 <i>Timing</i>	274
8.4.3 <i>kT/C Noise</i>	280
8.5 Conclusions	281
<b>CHAPTER 9</b>	<b><i>Example Modulator Systems</i></b> 283
9.1 SCMOD2: General-Purpose Second-Order Switched-Capacitor ADC	283
9.1.1 <i>System Design</i>	284
9.1.2 <i>Timing</i>	286
9.1.3 <i>Scaling</i>	288
9.1.4 <i>Verification</i>	289
9.1.5 <i>Capacitor Sizing</i>	292
9.1.6 <i>Circuit Design</i>	294
9.2 SCMOD5: A Fifth-Order Single-Bit Noise-Shaping Loop	298
9.2.1 <i>NTF and Architecture Selection</i>	298
9.2.2 <i>Implementation</i>	302
9.2.3 <i>Instability and Reset</i>	311
9.3 A Wideband 2-0 Cascade System	311
9.3.1 <i>Architecture</i>	312
9.3.2 <i>Implementation</i>	315
9.4 A Micropower Continuous-Time ADC	317
9.4.1 <i>High-Level Design</i>	318
9.4.2 <i>Circuit Design</i>	322
9.5 A Continuous-Time Bandpass ADC	326
9.5.1 <i>Architecture/Analysis</i>	328
9.5.2 <i>Subcircuits</i>	333
9.6 Audio DAC	337
9.6.1 <i>Modulator Design</i>	338
9.6.2 <i>Interpolation Filter Design</i>	344
9.6.3 <i>DAC and Reconstruction Filter Design</i>	355
9.7 Conclusions	357
9.7.1 <i>The ADC State-of-the-Art</i>	357

9.7.2 <i>FOM Justification</i>	<b>359</b>
9.7.2 References	<b>362</b>

**APPENDIX A**      *Spectral Estimation*    **365**

A.1 Windowing	<b>366</b>
A.2 Scaling and Noise Bandwidth	<b>373</b>
A.3 Averaging	<b>377</b>
A.4 An Example	<b>379</b>
A.5 Mathematical Background	<b>383</b>

**APPENDIX B**      *The Delta-Sigma Toolbox*    **389**

Demonstrations and Examples	<b>390</b>
Summary of Key Functions	<b>391</b>
synthesizeNTF	<b>393</b>
predictSNR	<b>395</b>
simulateDSM	<b>396</b>
simulateSNR	<b>398</b>
realizeNTF	<b>400</b>
stuffABCD, mapABCD	<b>401</b>
scaleABCD	<b>402</b>
calculateTF	<b>403</b>
simulateESL	<b>404</b>
designHBF	<b>405</b>
simulateHBF	<b>408</b>
findPIS	<b>409</b>
Modulator Model Details	<b>410</b>

**APPENDIX C**      *Noise in Switched-Capacitor Delta-Sigma Data Converters*    **417**

C.1 Noise Effects in CMOS Op Amps	<b>419</b>
C.2 Sampled Thermal Noise	<b>423</b>
C.3 Noise Effects in an SC Integrator	<b>425</b>
C.4 Integrator Noise Analysis Example	<b>433</b>
C.5 Noise Effects in Delta-Sigma ADC Loops	<b>435</b>