Design a 10-Bit 100MHz pipelined ADC using RB-OTA in 90nm CMOS technology

S. Hassan Mirhosseini; Ahmad Ayatollahi

doi:10.1587/elex.9.815

LETTER

Design a 10-Bit 100MHz pipelined ADC using RB-OTA in 90nm CMOS technology

S. Hassan Mirhosseini, Ahmad Ayatollahi

Author information

Keywords: multiplying digital-to-analogue converter (MDAC), Resistive Bias OTA (RB-OTA), Switched capacitor (SC)

JOURNAL FREE ACCESS

2012 Volume 9 Issue 8 Pages 815-821

DOI https://doi.org/10.1587/elex.9.815

Details

Abstract

In this paper a low consumption 10bits pipelined analogue to digital converter (ADC) by using a new operational transconductance amplifier (OTA) is introduced. The ADC is designed to work at 100MHz with 1 volt bias voltage in a CMOS 90nm technology. The simulation results at frequency of 5MHz show the spurious free dynamic range and signal to noise ratio of 66dB and 58.4dB (9.4 ENOB) respectively. The power consumption for the designed ADC including digital and analogue parts is 14.4mW.

Corresponding author

Register with J-STAGE for free!