A modified clock scheme for a low power BIST test pattern generator | IEEE Conference Publication | IEEE Xplore