Weighted random robust path delay testing of synthesized multilevel circuits | IEEE Conference Publication | IEEE Xplore