A Scalable Dynamic Segmented Bus Interconnect for Neuromorphic Architectures | IEEE Journals & Magazine | IEEE Xplore