Opens in a new windowOpens an external websiteOpens an external website in a new window
This website utilizes technologies such as cookies to enable essential site functionality, as well as for analytics, personalization, and targeted advertising. To learn more, view the following link: Privacy Policy
Loading [MathJax]/extensions/TeX/ietmacros.js
Modeling and analysis of gate leakage in ultra-thin oxide sub-50nm double gate devices and circuits | IEEE Conference Publication | IEEE Xplore