Automatic generation of inexact digital circuits by gate-level pruning | IEEE Conference Publication | IEEE Xplore