A memory mapping approach for parallel interleaver design with multiples read and write accesses

A memory mapping approach for parallel interleaver design with multiples read and write accesses | IEEE Conference Publication | IEEE Xplore