Random number generator architecture and VLSI implementation | IEEE Conference Publication | IEEE Xplore