Assessing intrinsic and extrinsic end-of-life risk using functional SRAM wafer level testing | IEEE Conference Publication | IEEE Xplore